A framework for system-level modeling and simulation of embedded systems architectures

Eurasip Journal on Embedded Systems

Volumn 2007, Issue , 2007, Pages

  Erbas, Cagkan ^a   Pimentel, Andy D ^a   Thompson, Mark ^a   Polstra, Simon ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 34547791862     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/2007/82123     Document Type: Article

References (31)

1. K. Keutzer A. R. Newton J. M. Rabaey A. Sangiovanni-Vincentelli System-level design: orthogonalization of concerns and platform-based design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 19 12 2000 1523 1543
2. A. D. Pimentel andy@science.uva.nl C. Erbas cagkan@science.uva.nl S. Polstra spolstra@science.uva.nl A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Transactions on Computers 55 2 2006 99 112
3. A. Bakshi V. Prasanna A. Ledeczi Milan: a model based integrated simulation framework for design of embedded systems. Proceedings of the Workshop on Languages, Compilers, and Tools for Embedded Systems (LCTES '01) Snowbird, Utah, USA 2001 82 87
4. F. Balarin felice@cadence.com Y. Watanabe watanabe@cadence.com H. Hsieh harry@cs.ucr.edu L. Lavagno lavagno@polito.it C. Passerone Claudio. passerone@polito.it A. Sangiovanni-Vincentelli alberto@eecs.berkeley.edu Metropolis: an integrated electronic system design environment. Computer 36 4 2003 45 52
5. A. Cassidy J. Paul D. Thomas Layered, multi-threaded, high-level performance design. Proceedings of the International Conference on Design, Automation and Test in Europe (DATE '03) Munich, Germany 2003 954 959
6. F. Balarin P. D. Giusto A. Jurecska Hardware-Software Co-Design of Embedded Systems: The POLIS Approach. Kluwer Academic Boston, Mass, USA 1997
7. B. Kienhuis E. Deprettere K. Vissers P. van der Wolf An approach for quantitative analysis of application-specific dataflow architectures. Proceedings of IEEE International Conference on Application-Specific Systems, Architectures and Processors (ASAP '97) Zurich, Switzerland 1997 338 349
8. G. Kahn The semantics of a simple language for parallel programming. Proceedings of the IFIP Congress on Information Processing Stockholm, Sweden 1974 471 475
9. S. Verdoolaege H. Nikolov T. Stefanov Improved derivation of process networks. Proceedings of the 4th International Workshop on Optimization for DSP and Embedded Systems (ODES '06) New York, NY, USA 2006
10. T. Stefanov B. Kienhuis E. Deprettere Algorithmic transformation techniques for efficient exploration of alternative application instances. Proceedings of the 10th International Symposium on Hardware/Software Codesign (CODES '02) Estes Park, Colo, USA 2002 7 12
11. C. Erbas A. D. Pimentel Utilizing synthesis methods in accurate system-level exploration of heterogeneous embedded systems. Proceedings of IEEE Workshop on Signal Processing Systems (SIPS '03) Seoul, Korea 2003 310 315
12. C. Erbas cagkan@science.uva.nl S. Cerav-Erbas cerav@poms.ucl.ac.be A. D. Pimentel andy@science.uva.nl Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Transactions on Evolutionary Computation 10 3 2006 358 374
13. C. Erbas cagkan@science.uva.nl S. Cerav-Erbas A. D. Pimentel A multiobjective optimization model for exploring multiprocessor mappings of process networks. Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis 2003 Newport Beach, Calif, USA 182 187
14. E. Zitzler M. Laumanns L. Thiele K. Giannakoglou D. Tsahalis J. Periaux K. D. Papailiou T. Fogarty SPEA2: improving the strength pareto evolutionary algorithm for multiobjective optimization. Evolutionary Methods for Design, Optimisation and Control with Application to Industrial Problems International Center for Numerical Methods in Engineering Barcelona, Spain 2002 95 100
15. E. A. de Kock G. Essink W. Smits YAPI: application modeling for signal processing systems. Proceedings of the 37th Design Automation Conference (DAC '00) 2000 Los Angeles, Calif, USA 402 405
16. J. E. Coffland jcofflan@science.uva.nl A. D. Pimentel andy@science.uva.nl A software framework for efficient system-level performance evaluation of embedded systems. Proceedings of the ACM Symposium on Applied Computing Melbourne, Fla, USA 2003 666 671
17. M. Thompson A. D. Pimentel A high-level programming paradigm for systemC. Proceedings of the 4th International Workshops on Systems, Architectures, Modeling, and Simulation (SAMOS '04) Lecture Notes in Computer Science 3133 Samos, Greece Springer 2004 530 539
18. M. Thompson A. D. Pimentel S. Polstra C. Erbas A mixed-level co-simulation method for system-level design space exploration. Proceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia Seoul, Korea 2006 27 32
19. B. Kienhuis E. Rijpkema E. Deprettere Compaan: deriving process networks from Matlab for embedded signal processing architectures. Proceedings of the 18th International Workshop Hardware/Software Codesign (CODES '00) 2000 San Diego, Calif, USA 13 17
20. C. Zissulescu T. Stefanov B. Kienhuis E. Deprettere P. Cheung G. Constantinides J. de Sousa Laura: leiden architecture research and exploration tool. Proceedings of the 13th International Conference on Field-Programmable Logic and Applications (FPL '03) Lecture Notes in Computer Science 2778 Lisbon, Portugal Springer 2003 911 920
21. A. D. Pimentel F. Terpstra S. Polstra J. E. Coffland S. Bhattacharyya E. Deprettere J. Teich On the modeling of intra-task parallelism in task-level parallel embedded systems. Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation Springer Berlin, Germany 2003 85 105
22. A. D. Pimentel The artemis workbench for system-level performance evaluation of embedded systems. International Journal of Embedded Systems 1 2005 7
23. A. Mihal C. Kulkarni kulkarni@ic.eecs.berkeley.edu C. Sauer Developing architectural platforms: a disciplined approach. IEEE Design and Test of Computers 19 6 2002 6 16
24. S. Mohanty V. K. Prasanna Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures. Proceedings of the 15th Annual IEEE International ASIC/SOC Conference Rochester, NY, USA 2002 160 167
25. T. Kogel A. Wieferin R. Leupers Virtual architecture mapping: a systemC based methodology for architectural exploration of system-on-chip designs. Proceedings of the 3rd International Workshop on Computer Systems: Architectures, Modeling, and Simulation (SAMOS '03) Samos, Greece 2003 138 148
26. M. Gries gries@computer.org Methods for evaluating and covering the design space during early design development. Integration, the VLSI Journal 38 2 2004 131 183
27. K. Lahiri A. Raghunathan S. Dey System-level performance analysis for designing on-chip communication architectures. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 20 6 2001 768 783
28. V. Zivkovic E. Deprettere P. van der Wolf E. de Kock Fast and accurate multiprocessor architecture exploration with symbolic programs. Proceedings of the International Conference on Design, Automation and Test in Europe (DATE '03) Munich, Germany 2003 656 661
29. P. Lieverse p.lieverse@its.tudelft.nl P. van der Wolf E. Deprettere K. Vissers A methodology for architecture exploration of heterogeneous signal processing systems. Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology 29 3 2001 197 207
30. D. Brooks V. Tiwari M. Martonosi Wattch: a framework for architectural-level power analysis and optimizations. Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00) Vancouver, BC, Canada 2000 83 94
31. W. Ye N. Vijaykrishnan M. Kandemir M. J. Irwin The design and use of simplepower: a cycle-accurate energy estimation tool. Proceedings of the 37th Design Automation Conference (DAC '00) Los Angeles, Calif, USA 2000 340 345