Understanding the behavior and implications of context switch misses

Transactions on Architecture and Code Optimization

Volumn 7, Issue 4, 2010, Pages

  Liu, Fang ^a   Solihin, Yan ^a  

^a North Carolina State University   (United States)

Author keywords

Analytical model; Context switch misses; Prefetching; Stack distance profiling

Indexed keywords

ANALYTICAL MODEL; CACHE DESIGN; CACHE MISS; CACHE PARAMETERS; CACHE REPLACEMENT POLICY; CACHE SIZE; CONTEXT SWITCH; CONTEXT SWITCHING; HEAVY WORKLOADS; MATHEMATICAL RELATIONSHIP; MODERN COMPUTER SYSTEMS; MULTIPLE THREADS; PERTURBATION EFFECT; PREFETCHING; PREFETCHING TECHNIQUES; SIMULATION STUDIES; STACK DISTANCE PROFILING; WORKING SET;

BUFFER STORAGE; MATHEMATICAL MODELS; MODELS;

COMPUTER SIMULATION;

EID: 78651386402     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1880043.1880048     Document Type: Article

References (25)

1. AGARWAL, A., HENNESSY, J., AND HOROWITZ, M. 1989. An analytical cache model. ACM Trans. Comput. Syst. 7, 2, 184-215.
2. AGARWAL, A., HENNESSY, J., AND HOROWITZ, M. 1988. Cache performance of operating system and multiprogramming workloads. ACM Trans. Comput. Syst. 6, 4, 393-431.
3. CASCAVAL, C. AND PADUA, D. A. 2003. Estimating cache misses and locality using stack distances. In Proceedings of the 17th Annual International Conference on Supercomputing. 150-159.
4. CASCAVAL, C., DEROSE, L., PADUA, D. A., AND REED, D. 1999. Compile-Time based performance prediction. In Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing. 365-379.
5. DAVID, F. M., CARLYLE, J., AND CAMPBELL, R. H. 2007. Context switch overheads for linux on arm platforms. In Proceedings of the Workshop on Experimental Computer Science.
6. FROMM, R. AND TREUHAFT, N. 1996. Revisiting the cache interference costs of context switches. http://citeseer.ist.psu.edu/252861.html.
7. GUO, F. AND SOLIHIN, Y. 2006. An analytical model for cache replacement policy performance. In Proceedings of the ACM SIGMETRICS/Performance Joint International Conference on Measurement and Modeling of Computer System. 228-239.
8. HARTSTEIN, A., SRINIVASAN, V., PUZAK, T., AND EMMA, P. 2008. On the nature of cache miss behavior: Is it. . ? J. Instruction-Level Parall.10.
9. HINTON, G., SAGER, D., UPTON, M., BOGGS, D., CARMEAN, D., KYKER, A., AND ROUSSEL, P. 2001. The microarchitecture of the pentium 4 processor. Intel Technol. J. 1Q.
10. HWU, W. W. AND CONTE, T. 1994. The susceptibility of programs to context switching. IEEE Trans. Comput. 43, 9, 994-1003.
11. IBM. 2002. IBM power4 system architecture. White paper.
12. JOUPPI, N. 1990. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers. In Proceedings of the 17th International Symposium on Computer Architecture. 364-373.
13. KOKA, P. AND LIPASTI, M. H. 2005. Opportunities for cache friendly process scheduling. In Workshop on Interaction Between Operating Systems and Computer Architecture.
14. KWAK, H., LEE, B., HURSON, A., YOON, S., AND HAHN, W. 1999. E cache performance. IEEE Trans. Comput. 48, 2, 176-184.
15. LI, C., DING, C., AND SHEN, K. 2007. Quantifying the cost of context switch. In Proceedings of the Workshop on Experimental Computer Science.
16. MAGNUSSON, P. S., CHRISTENSSON, M., ESKILSON, J., FORSGREN, D., HALLBERG, G., HOGBERG, J., LARSSON, F.,MOESTEDT, A., AND WERNER, B. 2002. Simics: A full system simulation platform. IEEE Comput. Soc. 35, 2, 50-58.
17. MATTSON, R. L., GECSEI, J., SLUTZ, D., AND TRAIGER, I. 1970. Evaluation techniques for storage hierarchies. IBM Syst. J. 9, 2, 78-117.
18. th International Conference on Architectural Support for Programming Languages and Operating Systems. 75-84.
19. PALACHARLA, S. AND KESSLER, R. 1994. Evaluating stream buffers as a secondary cache replacement. In Proceedings of the 21st International Symposium on Computer Architecture. 24-33.
20. ROGERS, B., KRISHNA, A., BELL, G., JIANG, X., AND SOLIHIN, Y. 2009. Scaling the bandwidth wall: Challenges in and avenues for cmp scaling. In Proceedings of the 36th International Conference on Computer Architecture (ISCA).
21. STANDARD PERFORMANCE EVALUATION CORPORATION. 2006. Spec cpu2006 benchmarks. http://www.spec.org
22. SUH, G. E., DEVADAS, S., AND RUDOLPH, L. 2002. A new memory monitoring scheme for memory-aware scheduling and partitioning. In Proceedings of International Symposium on High Performance Computer Architecture. 117-126.
23. SUH, G. E., DEVADAS, S., AND RUDOLPH, L. 2001. Analytical Cache Models with Applications to Cache Partitioning. In Proceedings of the International Conference on Supercomputing. 1-12.
24. THIEBAUT, D. AND STONE, H. S. 1987. Footprints in the cache. ACM Trans. Comput. Syst. 5, 4, 305-329.
25. TSAFRIR, D. 2007. The context-switching overhead inflicted by handling hardware interrupts. In Proceedings of the Workshop on Experimental Computer Science.