메뉴 건너뛰기




Volumn , Issue , 2010, Pages

Process integration of fine pitch micro-bumping and Cu redistribution wiring for power efficient SiP

Author keywords

[No Author keywords available]

Indexed keywords

300 MM WAFERS; CHIP STACKING; CHIP-ON-CHIP; DRAM CHIPS; EMBEDDED DRAM; FINE PITCH; LEADING EDGE; LOGIC CHIPS; LOGIC TECHNOLOGY; LOWER-POWER CONSUMPTION; MEMORY BANDWIDTHS; POWER EFFICIENT; PROCESS INTEGRATION; SOC (SYSTEM ON CHIP); SYSTEM IN PACKAGE;

EID: 78651283047     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTC.2010.5642887     Document Type: Conference Paper
Times cited : (2)

References (7)
  • 1
    • 2442686519 scopus 로고    scopus 로고
    • A 160-Gb/s Interface Design Configuration for Multichip LSI
    • Feb.
    • T. Ezaki et al, "A 160-Gb/s Interface Design Configuration for Multichip LSI", ISSCC Dig. Tech. Papers, pp.140-141, Feb. 2004.
    • (2004) ISSCC Dig. Tech. Papers , pp. 140-141
    • Ezaki, T.1
  • 2
    • 77952202978 scopus 로고    scopus 로고
    • A 222mW H.264 Full-HD Decoding Application Processor with x512b Stacked DRAM in 40nm
    • Feb.
    • Y.Kikuchi et al, "A 222mW H.264 Full-HD Decoding Application Processor with x512b Stacked DRAM in 40nm", ISSCC Dig. Tech. Papers, pp. 326-327, Feb. 2010.
    • (2010) ISSCC Dig. Tech. Papers , pp. 326-327
    • Kikuchi, Y.1
  • 3
    • 42549096937 scopus 로고    scopus 로고
    • Dilute Cu Alloying for Sn-Cu Bumping by Annealing Electroplated Cu/Sn Stacks on Ti/Ni/Pd UBM
    • H. Ezawa et al, "Dilute Cu Alloying for Sn-Cu Bumping by Annealing Electroplated Cu/Sn Stacks on Ti/Ni/Pd UBM", Proceedings of ESTC 2006, pp.550-555.
    • Proceedings of ESTC 2006 , pp. 550-555
    • Ezawa, H.1
  • 4
    • 35348915925 scopus 로고    scopus 로고
    • Low-Stress Interconnection for Flip Chip BGA Employing Lead-Free Solder Bump
    • M.Uchida et al, "Low-Stress Interconnection for Flip Chip BGA Employing Lead-Free Solder Bump", Proceedings of ECTC 2007, pp.885-891.
    • Proceedings of ECTC 2007 , pp. 885-891
    • Uchida, M.1
  • 5
    • 58149093922 scopus 로고    scopus 로고
    • Flip Chip Interconnects Qualified for Advanced Low-k Chips with SnCu Bumps by Alloying Cu/Sn Plated Stack
    • H. Ezawa et al, "Flip Chip Interconnects Qualified for Advanced Low-k Chips with SnCu Bumps By Alloying Cu/Sn Plated Stack", Proceedings of ESTC 2008, pp.719-723.
    • Proceedings of ESTC 2008 , pp. 719-723
    • Ezawa, H.1
  • 6
    • 33846565378 scopus 로고    scopus 로고
    • Micromechanical modeling of SnAgCu solder joint under cyclic loading: Effect of grain orientation
    • J.Gong et al, "Micromechanical modeling of SnAgCu solder joint under cyclic loading: Effect of grain orientation", Compo Mater. Sci.,39(2007), pp.187-197.
    • (2007) Compo Mater. Sci. , vol.39 , pp. 187-197
    • Gong, J.1
  • 7
    • 70449380711 scopus 로고    scopus 로고
    • Comparison of Electromigration Behaviors of SnAg and SnCu solders
    • M.Lu et al, "Comparison of Electromigration Behaviors of SnAg and SnCu solders", Proceedings of IRPS 2009, pp.149-154.
    • Proceedings of IRPS 2009 , pp. 149-154
    • Lu, M.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.