Unified analytical global placement for large-scale mixed-size circuit designs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2010, Pages 657-662

  Hsu, Meng Kai ^a   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

AUTHENTICATION; COMPUTER AIDED DESIGN; CONTRACTS; INTEGRATED CIRCUIT MANUFACTURE; MATHEMATICAL PROGRAMMING; ROTATION; TIMING CIRCUITS;

ANALYTICAL ALGORITHMS; ANALYTICAL APPROACH; ANALYTICAL PLACEMENT; CIRCUIT COMPONENTS; EFFECTIVENESS AND EFFICIENCIES; GLOBAL PLACEMENTS; MIXED-SIZE PLACEMENT; STANDARD-CELL PLACEMENT;

MACROS;

EID: 78650921590     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2010.5654240     Document Type: Conference Paper

References (14)

1. MMS Placement Benchmarks, http://www.public.iastate.edu/∼zijunyan.
2. S. N. Adya, S. Chaturvedi, J. A. Roy, D. A. Papa, and I. L. Markov. Unification of partitioning, placement and floorpianning. In Proc. of ICCAD, pages 550-557, 2004.
3. T. Chan, J. Cong, J. Shinnerl, K. Sze, and M. Xie. mPL6: Enhanced multilevel mixed-size placement. In Proc. of ISPD, 2006.
4. Y.-W. Chang, Z.-W. Jiang, and T.-C. Chen. Essentia] issues in analytical placement algorithms. IPSJ Trans, on SLDM, 2: 145-166, August 2009.
5. H.-C. Chen, Y.-L. Chunag, Y.-W. Chang, and Y.-C. Chang. Constraint graph-based macro placement for modern mixed-size circuit designs. In Proc. of ICCAD, pages 218-223, 2008.
6. T.-C. Chen, Z.-W. Jiang, T.-C. Hsu, H.-C. Chen, and Y.-W. Chang. NTUplace3: An analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans, on CAD, 27(7): 1228-1240, July 2008.
7. T.-C. Chen, P.-H. Yuh, Y.-W. Chang, F.-J. Huang, and D. Liu. MP-trees: A packing-based macro placement algorithm for modern mixed-size designs. IEEE Trans. on CAD, 27(9), September 2008.
8. A. B. Kahng and Q. Wang. An analytic placer for mixed-size placement and timing-driven placement. In Proc. of ICCAD, pages 565-572, 2004.
9. A. B. Kahng and Q. Wang. Implementation and extensibility of an analytic placer. IEEE Trans. on CAD, 24(5), May 2005.
10. G.-J. Nam. ISPD 2006 placement contest: benchmarks suite and results. In Proc. of ISPD, pages 167-167, 2006.
11. W. C. Naylor, R. Donelly, and L. Sha. US patent 6, 301, 693: Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer. 2001.
12. E. Wein and J. Benkoski. Hard macros will revolutionize SoC design. EE Times Online, August, 2004.
13. J. Z. Yan, N. Viswanathan, and C. Chu. Handling complexities in modern large-scale mixed-size placement. In Proc. of DAC, pages 436-441, 2009.
14. B. Yao, H. Chen, C-K. Cheng, N.-C. Chou, L.-T. Liu, and P. Suaris. Unified quadratic programming approach for mixed mode placement. In Proc. of ISPD, pages 193-199, 2005.