BoxRouter 2.0: Architecture and implementation of a hybrid and robust global router

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 503-508

  Cho, Minsik ^a   Lu, Katrina ^a   Yuan, Kun ^a   Pan, David Z ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3-D MAPPING; COMPUTER-AIDED DESIGN; GLOBAL ROUTING; INTEGER LINEAR PROGRAMMING; INTERNATIONAL CONFERENCES; ITS ARCHITECTURE; LAYER ASSIGNMENT; MULTI-LAYER ROUTING; ROUTABILITY; ROUTING STABILITY; VLSI DESIGNS; WIRE LENGTHS;

DESIGN; INTEGER PROGRAMMING; LINEAR PROGRAMMING; LINEARIZATION; ROUTERS; WASTEWATER TREATMENT;

ROUTING ALGORITHMS;

EID: 43349093583     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397314     Document Type: Conference Paper

References (35)

1. M. Cho and D. Z. Pan, "BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP," in Proc. Design Automation Conf. July 2006.
2. International Technology Roadmap for Semiconductors (ITRS), 2006.
3. J. Cong, "Challenges and opportunities for design innovations in nanometer technologies," in SRC Design Science Concept Papers. 1997.
4. R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh, "An Exact Algorithm for Coupling-Free Routing," in Proc. Int. Symp. on Physical Design, Apr 2001.
5. D. Wu, J. Hu, and R. Mahapatra, "Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment," in Proc. Int. Symp. on Physical Design. Apr 2005.
6. J. Hu and S. Sapatnekar, "A Survey On Multi-net Global Routing for Integrated Circuits." Integration, the VLSI Journal, vol. 31, no. 1, pp. 1-49, 2002.
7. _, "A Timing-Constrained Algorithm for Simultaneous Global Routing of Multiple Nets," in Proc. Int. Conf. on Computer Aided Design, Nov 2000.
8. J. Westra, P. Groeneveld, T. Yan, and P. H. Madden, "Global Routing: Metrics. Benchmarks, and Tools." in IEEE DATC Electronic Design Process, Apr 2005.
9. T. Kutzschebauch and L. Stok, "Congestion aware layout driven logic synthesis," in Proc. Int. Conf. on Computer Aided Design, Nov 2001.
10. H. Wenting, Y. Hong. H. Xianlong, C. Y. W. Weimin, G. J. Gu, and W. Kao, "A new congestion-driven placement algorithm based on cell inflation," in Proc. Asia and South Pacific Design Automation Conf. Jan 2001.
11. U. Brenner and A. Rohe, "An Effective Congestion-Driven Placement Framework," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 22. 2003.
12. M. Burstein and R. Pelavin, "Hierarchical Wire Routing," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 2, no. 4. pp. 223-234, Oct 1983.
13. R. Kastner. E. Bozorgzadeh. and M. Sarrafzadeh, "Pattern Routing: Use and Theory for Increasing Predictability and Avoiding Coupling." IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. vol. 21, no. 7, pp. 777-790, July 2002.
14. R. T. Hadsell and P. H. Madden, "Improved Global Routing through Congestion Estimation." in Proc. Design Automation Conf., Jun 2003.
15. C. Albrecht, "Global Routing by New Approximation Algorithms for Multicommodity Flow," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 5, pp. 622-632, May 2001.
16. M. Pan and C. Chu, "FastRoute: A Step to Integrate Global Routing into Placement," in Proc. Int. Conf. on Computer Aided Design. Nov 2006.
17. ------, "FastRoute 2.0: A High-quality and Efficient Global Router," in Proc. Asia and South Pacific Design Automation Conf., Jan 2007.
18. Z. Cao, T. Jing, J. Xiong, Y. Hu, L. He, and X. Hong, "DpRouter: A Fast and Accurate Dynamic-Pattern-Based Global Routing Algorithm," in Proc. Asia and South Pacific Design Automation Conf, Jan 2007.
19. R. Kay and R. A. Rutenbar, "Wire packing: A strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution," in Proc. Int. Symp. on Physical Design, 2000.
20. D. Wu, J. Hu, R. Mahapatra, and M. Zhao, "Layer assignment for crosstalk risk minimization," in Proc. Asia and South Pacific Design Automation Conf., Jan 2004.
21. M. Cho, H. Xiang, R. Puri, and D. Z. Pan, "Wire Density Driven Global Routing for CMP Variation and Timing," in Proc. Int. Conf. on Computer Aided Design, Nov 2006.
22. D. Wu, J. Hu. and R. Mahapatra, "Antenna avoidance in layer assignment," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, 2006.
23. G. Xu, L. Huang, D. Z. Pan, and D. F. Wong, "Redundant-Via Enhanced Maze Routing for Yield Improvement," in Proc. Asia and South Pacific Design Automation Conf. Jan 2005.
24. K.-Y. Lee and T.-C. Wang, "Post-Routing Redundant Via Insertion for Yield/Reliability Improvement," in Proc. Asia and South Pacific Design Automation Conf., Jan 2006.
25. http://www.ispd.cc/ispd07_contest.html.
26. J. Westra, C. Bartels, and P. Groeneveld, "Probabilistic Congestion Prediction," in Proc. Int. Symp. on Physical Design. Apr 2004.
27. _, "Is Probabilistic Congestion Estimation Worthwhile?" in Proc. System-Level Interconnect Prediction. Apr 2005.
28. L. McMurchie and C. Ebeling, "PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs." in ACM Symposium on FPGAs. Feb 1995.
29. K. C. Chang and H. C. Du, "Layer assignment problem for three-layer routing," IEEE Trans. on Computers, vol. 37, 1988.
30. C.-C. Chang and J. Cong, "An efficient approach to multilayer layer assignment with an application to via minimization." IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 18, 1999.
31. K. Ahn and S. Sahni, "Constrained via minimization," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, 1993.
32. N. Naclerio, S. Masuda, and K. Nakajima, "The via minimization problem is NP-complete," IEEE Trans. on Computers, vol. 38, 1989.
33. C. C. N. Chu, "FLUTE: Fast Lookup Table Based Wirelength Estimation Technique." in Proc. Int. Conf. on Computer Aided Design, Nov 2004.
34. http://www.ece.ucsb.edu/~kastner/labyrinth/.
35. http://www.diku.dk/geosteiner/.