Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs

ACM Journal on Emerging Technologies in Computing Systems

Volumn 6, Issue 4, 2010, Pages

  Thapliyal, Himanshu ^a   Ranganathan, Nagarajan ^a  

^a University of South Florida   (United States)

Author keywords

Fredkin gate; Reversible logic; Sequential circuits

Indexed keywords

D-LATCH; EMERGING TECHNOLOGIES; FREDKIN GATE; GARBAGE OUTPUT; MASTER-SLAVE; MASTER-SLAVE FLIP-FLOP; NOVEL DESIGN; NOVEL STRATEGIES; OPTICAL COMPUTING; OPTIMIZED DESIGNS; PRIMARY DESIGN; QUANTUM COMPUTING; QUANTUM COSTS; QUANTUM DOT CELLULAR AUTOMATA; REVERSIBLE GATES; REVERSIBLE LOGIC; SEQUENTIAL DESIGN; SIMULATION RESULT; SPECIAL PROPERTIES; ULTRA LOW POWER; VERILOG HDL;

CELLULAR AUTOMATA; COMPUTATIONAL COMPLEXITY; COSTS; DELAY CIRCUITS; FLIP FLOP CIRCUITS; LOGIC DESIGN; LOGIC GATES; OPTICAL DATA PROCESSING; OPTIMIZATION; PATTERN RECOGNITION SYSTEMS; QUANTUM COMPUTERS; QUANTUM OPTICS; SEQUENTIAL CIRCUITS; SHIFT REGISTERS; SWITCHING CIRCUITS;

VLSI CIRCUITS;

EID: 78650651664     PISSN: 15504832     EISSN: 15504840     Source Type: Journal    
DOI: 10.1145/1877745.1877748     Document Type: Article

References (40)

1. BANERJEE, A. AND PATHAK, A. 2007. On the synthesis of sequential reversible circuit. arXiv/0707.4233.
2. BISWAS, A. K.,HASAN, M. M.,CHOWDHURY, A. R., AND HASAN BABU, H.M. 2008. Efficient approaches for designing reversible binary coded decimal adders. Microelectron. J. 39, 12, 1693-1703.
3. BRUCE, J. W., THORNTON, M. A., SHIVAKUMARAIAH, L.,KOKATE, P. S., AND LI, X. 2002. Efficient adder circuits based on a conservative reversible logic gate. In Proc. IEEE Symposium on VLSI. 83-88.
4. BENNETT C. H. 1973. Logical reversibility of computation. IBM J. Resear. Devel. 17, 525-532.
5. CHUANG, M.-L. AND WANG, C.-Y. 2008. Synthesis of reversible sequential elements. J. Emerg. Technol. Comput. Syst. 3, 4, 1-19.
6. FRANK, M. 2005a. Approaching the physical limits of computing. In Proceedings of the 35th International Symposium on Multiple-Valued Logic (ISMVL 2005). 168-185.
7. FRANK,M. 2005b. Introduction to reversible computing: motivation, progress, and challenges. In Proceedings of the ACM International Conference Computing Frontiers (CF).
8. FREDKIN, E. AND TOFFOLI, T. 1982. Conservative logic. Int. J. Theor. Physics 21, 219-253.
9. GROSSE, D.,WILLE, R.,DUECK, G., AND DRECHSLER, R. 2009. Exact multiple control Toffoli network synthesis with sat techniques. IEEE Trans. Comput. Aid. Des. Integrat. Cir. Syst. 28, 5, 703-715.
10. GROSSE, D.,WILLE, R.,DUECK, G.W., AND DRECHSLER, R. 2008. Exact synthesis of elementary quantum gate circuits for reversible functions with donšt cares. In Proceedings of the International Symposium on Multi-Valued Logic. 214-219.
11. GUPTA, P.,AGARWAL, A., AND JHA, N. K. 2006. An algorithm for synthesis of reversible logic ciruits. IEEE Trans. Comput. Aid. Des. 25, 11, 2317-2330.
12. YANG, G., SONG, X., HUNG, W. N., AND PERKOWSKI, M. 2008. Bi-directional synthesis of 4-bit reversible circuits. Comput. J. 51, 2, 207-215.
13. HAGHPARAST, M., JASSBI, S., NAVI, K., AND O. HASHEMIPOUR. 2008. Design of a novel reversible multiplier circuit using hng gate in nanotechnology. World App. Sci. J. 3, 6, 974-978.
14. HUNG, W. N., SONG, X., YANG, G., YANG, J., AND PERKOWSKI, M. 2006. Optimal synthesis of multiple output boolean functions using a set of quantum gates by symbolic reachability analysis. IEEE Trans. Comput.-Aid. Des. 25, 9, 1652-1663.
15. KHAN, M. 2002. Design of full-adder with reversible gates. In Proceedings of the International Conference on Computer and Information Technology. 515-519.
16. KNILL, E., LAFLAMME, R., AND MILBURN, G. J. 2001. A scheme for efficient quantum computation with linear optics. Nature 409, 46-52.
17. LANDAUER, R. 1961. Irreversibility and heat generation in the computational process. IBM J. Resear. Dev. 5, 183-191.
18. MANO, M. M. 2002. Digital Design. Prentice Hall.
19. MASLOV, D. 2009. Reversible logic benchmarks, http://webhome.cs.uvic.ca/ dmaslov/
20. MASLOV, D. AND DUECK, G. W. 2004. Reversible cascades with minimal garbage. IEEE Trans. Comput. Aid. Des. 23, 11, 1497-1509.
21. MASLOV, D. AND MILLER, D. M. 2006. Comparison of the cost metrics for reversible and quantum logic synthesis. http://arxiv.org/abs/quant-ph/0511008.
22. MOHAMMADI,M. AND ESHGHI,M. 2009. On figures of merit in reversible and quantum logic designs. Quantum Inform. Process. 8, 4, 297-318.
23. MORITA, K. 2008. Reversible computing and cellular automata-a survey. Elsevier Theor. Comput. Sci. 395, 1, 101-131.
24. NIELSEN, M. A. AND CHUANG, I. L. 2000. Quantum Computation and Quantum Information. Cambridge Univ. Press, Cambridge, UK.
25. PERES, A. 1985. Reversible logic and quantum computers. Phys. Rev. A, Gen. Phys. 32, 6, 3266-3276.
26. PICTON, P. 1996. Multi-valued sequential logic design using fredkin gates. MVL J. 1, 241-251.
27. RICE, J. 2006. A new look at reversible memory elements. In Proceedings of he International Symposium on Circuits and Systems. 243-246.
28. RICE, J. E. 2008. An introduction to reversible latches. Comput. J. 51, 6, 700-709.
29. SHENDE, V. V., PRASAD, A. K., MARKOV, I. L., AND HAYES, J. P. 2003. Synthesis of reversible logic circuits. IEEE Trans. Comput. Aid. Des. Integrat. Circ. Syst. 22, 710-722.
30. SASTRY, S. K., SHROFF, H. S., MAHAMMAD, S. N., AND KAMAKOTI, V. 2006. Efficient building blocks for reversible sequential circuit design. In Proceedings of the 49th IEEE International Midwest Symposism on Circuits and Systems., 437-441.
31. SMOLIN, J. A. AND DIVINCENZO, D. P. 1996. Five two-bit quantum gates are sufficient to implement the quantum fredkin gate. Phys. Rev. A 53, 2855-2856.
32. THAPLIYAL, H., ARABNIA, H., AND SRINIVAS, M. 2009. Efficient reversible logic design of BCD subtractors. In Transactions on Computational Science III, Lecture Notes in Computer Science, vol. 5300, 99-121.
33. THAPLIYAL, H., SRINIVAS, M. B., AND ZWOLINSKI, M. 2005. A beginning in the reversible logic synthesis of sequential circuits. In Proceedings of the International Conference on the Military and Aerospace Programmable Logic Devices .
34. THAPLIYAL, H. AND VINOD, A. P. 2007. Design of reversible sequential elements with feasibility of transistor implementation. In Proceedings of the IEEE International Symposium on Circuits and Systems. 625-628.
35. THAPLIYAL, H. AND ZWOLINSKI, M. 2006. Reversible logic to cryptographic hardware: A new paradigm. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems. 342-346. (Pubitemid 47486854)
36. THOMSEN, M. AND GL ÜCK, R. 2008. Optimized reversible binary-coded decimal adders. J. Syst. Archit. 54, 7, 697-706.
37. TOFFOLI, T. 1980. Reversible computing. Tech. rep. Tech memo MIT/LCS/TM-151, MIT Lab for Computer Science.
38. VEDRAL, V., BARENCO, A., AND EKERT, A. 1996. Quantum networks for elementary arithmetic operations. Phys. Rev. A 54, 147-153.
39. VOS, A. D. AND RENTERGEM, Y. V. 2005. Power consumption in reversible logic addressed by a ramp voltage. In Proceedings of the 15th InternationalWorkshop on Power and TimingModeling, Optimization and Simulation, Lecture Notes in Computer Science, vol. 3728, 207-216.
40. MA, X., HUANG, J., METRA, C., AND LOMBARDI, F. 2008. Reversible gates and testability of one dimensional arrays of molecular QCA. J. Elect. Testing 24, 1-3, 1244-1245.