Introduction to reversible computing: Motivation, progress, and challenges

2005 Computing Frontiers Conference

Volumn , Issue , 2005, Pages 385-390

  Frank, Michael P ^a  

^a FAMU FSU COLLEGE OF ENGINEERING   (United States)

Author keywords

Computer architecture; Digital logic technologies; Field effect devices; High performance computing; Limits of computing; Low power computing; Power management; Reversible computing; Reversible logic; Unconventional computing; VLSI

Indexed keywords

DIGITAL LOGIC TECHNOLOGIES; FIELD-EFFECT DEVICES; HIGH-PERFORMANCE COMPUTING; LIMITS OF COMPUTING; LOW-POWER COMPUTING; POWER MANAGEMENT; REVERSIBLE COMPUTING; REVERSIBLE LOGIC; UNCONVENTIONAL COMPUTING;

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; ENERGY DISSIPATION; LOGIC PROGRAMMING; THEOREM PROVING; VLSI CIRCUITS;

REVERSE ENGINEERING;

EID: 33644642893     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1062261.1062324     Document Type: Conference Paper

References (35)

1. Anantharam, V., He, M., Natarajan, K., Xie, H., and Frank, M. P. Driving Fully-Adiabatic Logic Circuits Using Custom High-Q MEMS Resonators. In Proc. Int. Conf. on Embedded Systems & Applications, CSREA, 2004, 5-11.
2. Athas, W. C., Svensson, L. J., Koller, J. G., Tzartzanis, N. and Chou, E. Y.-C. Low-power digital systems based on adiabatic switching principles. In IEEE Trans. on Very Large Scale Integration (VLSI) Systems, 2, 4, (Dec. 1994), 398-407.
3. Bennett, C. H. Logical reversibility of computation. IBM J. Res. Dev., 17, 6 (1973), 525-532.
4. Bennett, C. H. The Thermodynamics of Computation - a Review. Int. J. Theo. Phys., 21, 12 (1982), 905-940.
5. Bennett, C. H. Time/space trade-offs for reversible computation. SIAM J. Comput., 18, 4 (1989), 766-776.
6. Buhrman, H., Tromp, J., Vitanyi, P. Time and space bounds for reversible simulation. J. Phys. A: Mathematical and General, 34 (2001), 6821-6830.
7. Carnot, S. Reflexions sur la puissance motrice du feu sur les machines propres a developer cette puissance. Bachelier, Paris, 1824.
8. English translation in press: Reflections on the Motive Power of Fire, Peter Smith Publisher, 1992.
9. Drexler, K. E. Nanosystems, Wiley, 1992.
10. Feynman, R. P., Feynman Lectures on Computation, Perseus Books, 1996.
11. Feynman, R. P. Quantum mechanical computers. Found. Phys., 16, 6 (1986), 507-531.
12. Frank, D. J. Power constrained CMOS scaling limits. IBM J. Res. Dev., 46, 2/3 (2002), 235-244.
13. Frank, M. P. Reversibility for Efficient Computing, Ph.D. thesis, Massachusetts Institute of Technology, 1999.
14. Frank, M. P. Nanocomputer systems engineering. In Nanotech 2003: Tech. Proc. of the 2003 Nanotechnology Conf. and Trade Show, vol. 2, Computational Publications, 2003, 182-185.
15. Frank, M. P., Vieri, C., Ammer, M. J., Love, N., Margolus, N. H., and Knight, T. F., Jr. A scalable reversible computer in silicon. In Unconventional Models of Computation, Springer, 1998, 183-200.
16. Fredkin, E. F., Toffoli, T. Conservative logic. Int. J. Theo. Phys., 21, 3/4 (1982), 219-253.
17. Fredkin, E. F., Toffoli, T. Design principles for achieving high-performance submicron digital technologies, proposal to DARPA, Nov. 1978. Reprinted in Collision-Based Computing, Fredkin, E. F. and Toffoli, T., eds., Springer-Verlag, 2001.
18. rd ed., Addison Wesley, 2002.
19. Hall, J. S., An electroid switching model for reversible computer architectures. In PhysComp '92: Proc. of the Wkshp. on Physics and Computation, Oct. 2-4, 1992, Dallas, Texas, IEEE Computer Society Press, 1992, 237-247.
20. Hey, A. J. G., ed., Feynman and Computation: Exploring the Limits of Computers, Perseus Books, 1999.
21. International SEMATECH. International Technology Roadmap for Semiconductors (2004). http://public.itrs.net.
22. Kish, L. B. End of Moore's law: thermal (noise) death of integration in micro and nano electronics. Phys. Lett. A, 305, 3-4 (2 Dec. 2002), 144-149.
23. Landauer, R. Irreversibility and heat generation in the computing process. IBM J. Res. Dev., 5 (1961), 183-191.
24. th Ann. IEEE Conf. on Computational Complexity (CCC '97), 1997, 45-50.
25. Likharev, K. K. Classical and quantum limitations on energy consumption in computation. Int. J. Theo. Phys., 21, 3/4 (1982), 311-326.
26. Mead, C. and Conway, L., Introduction to VLSI Systems, Addison-Wesley, 1979.
27. Merkle, R. C. Reversible electronic logic using switches. Nanotechnology, 4 (1993), 21-40.
28. Merkle, R. C. and Drexler, K. E. Helical logic. Nanotechnology, 7, 4 (1996), 325-339.
29. Orlov, A. O., Kummamuru, R. K., Ramasubramaniam, R., Toth, G., Lent, C. S., Bernstein, G. H., Snider, G. L. Experimental demonstration of a latch in clocked quantum-dot cellular automata, Appl. Phys. Lett., 78 (2001), 1625-1627.
30. Seitz, C. L., Frey, A. H., Mattisson, S., Rabin, S. D., Speck, D. A., van de Snepscheut, J. L. A. Hot-clock nMOS, in Fuchs, H., ed., 1985 Chapel Hill Conf. on Very Large Scale Integration, Computer Science Press, 1985, 1-17.
31. Stowe, K. Introduction to Statistical Mechanics and Thermodynamics, Wiley, 1984.
32. Timler, J. and Lent, C. S. Maxwell's demon and quantumdot cellular automata. J. Appl. Phys. 94 (2003), 1050-1060.
33. Vieri, C., Reversible Computer Engineering and Architecture, Ph.D. thesis, Massachusetts Institute of Technology, 1999.
34. von Neumann, J. Theory of Self-Reproducing Automata, University of Illinois Press, 1966. http://www.walenz.org/vonNeumann/.
35. Younis, S. G. and Knight, T. F., Jr. Asymptotically zero energy split-level charge recovery logic. In Int. Wkshp. on Low Power Design, 1994, 177-182.