Destination-based adaptive routing on 2D mesh networks

ANCS 2010 - Proceedings of the 6th ACM/IEEE Symposium on Architectures for Networking and Communications Systems

Volumn , Issue , 2010, Pages

  Ramanujam, Rohit Sunkam ^a   Lin, Bill ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Adaptive routing; On chip networks

Indexed keywords

BUDGET CONTROL; INTERCONNECTION NETWORKS (CIRCUIT SWITCHING); MESH GENERATION; MESH NETWORKING; ESTIMATION; INTERCONNECTION NETWORKS; NETWORK ARCHITECTURE; ROUTING ALGORITHMS;

ADAPTIVE ROUTING; ADAPTIVE ROUTING ALGORITHM; BANDWIDTH OVERHEADS; MINIMAL ADAPTIVE ROUTING; MONITORING NETWORK; OBLIVIOUS ROUTING; ON-CHIP INTERCONNECTION NETWORK; ON-CHIP NETWORKS; BURSTY TRAFFIC; MESH NETWORK; MESH TOPOLOGIES; NONLOCAL; NONUNIFORM; ON CHIPS; ROUTING DECISIONS; ROUTING PATH; ROUTING SCHEME; TRAFFIC PATTERN;

NETWORK ROUTING; ADAPTIVE ALGORITHMS;

EID: 78650500952     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1872007.1872030     Document Type: Conference Paper

References (25)

1. J. Balfour and W.J. Dally. Design tradeoffs for tiled cmp on-chip networks. In ICS, 2006.
2. W. J. Dally. Virtual-channel flow control. In ISCA, May 1990.
3. J. Duato. A necessary and sufficient condition for deadlock-free adaptive routing in wormhole networks. TPDS, 6(10):1055-1067, 1995.
4. A. Singh et al. Adaptive channel queue routing on k-ary n-cubes. In SPAA, 2004.
5. D. Seo et al. Near-optimal worst-case throughput routing for two-dimensional mesh networks. In ISCA, June 2005.
6. P. Gratz et al. Implementation and evaluation of on-chip network architectures. In ICCD, Oct. 2006.
7. P. Gratz et al. Regional congestion awareness for load balance in networks-on-chip. In HPCA, Feb. 2008.
8. IBM. IBM Blue Gene project. http://www.research.ibm.com/bluegene/.
9. N. Jiang et al. Indirect adaptive routing on large scale interconnection networks. In ISCA, June. 2009.
10. J. A. Kahle et al. Introduction to the Cell multiprocessor. IBM Journal of Research and Development, 49(4/5), 2005.
11. J. Kim, J. Balfour, and W.J. Dally. Flattened butterfly topology for on-chip networks. In MICRO, 2007.
12. J. Kim et al. A low latency router supporting adaptivity for on-chip interconnects. In DAC, 2005.
13. A. Kumar, L.-S. Peh, and N. K. Jha. Token flow control. In MICRO, Nov. 2008.
14. A. Kumar et al. Express virtual channels: Towards the ideal interconnection fabric. In ISCA, June 2007.
15. D. Lugones, D. Franco, and E. Luque. Dynamic and distributed multipath routing policy for high-speed cluster networks. In CCGRID '09: Proceedings of the 2009 9th IEEE/ACM International Symposium on Cluster Computing and the Grid, pages 396-403, Washington, DC, USA, 2009. IEEE Computer Society.
16. R. Mullins et al. Low-latency virtual-channel routers for on-chip networks. In ISCA, June 2004.
17. V. Paxson. Fast, approximate synthesis of fractional gaussian noise for generating self-similar network traffic. SIGCOMM CCR., 27(5), 1997.
18. S. L. Scott and G. Thorson. The Cray T3E network: Adaptive routing in a high-performance 3D torus. In Hot Interconnects-4, 1996.
19. L. Seiler et al. Larrabee: a many-core x86 architecture for visual computing. In SIGGRAPH, 2008.
20. Li Shang, Li-Shiuan Peh, and Niraj K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In HPCA, Feb. 2003.
21. SPLASH-2. http://www-flash.stanford.edu/apps/SPLASH/.
22. M.B. Taylor et al. The Raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE-MICRO, 2002.
23. Brian Towles and William J. Dally. Throughput-centric routing algorithm design. In SPAA, pages 200-209, June 2003.
24. L. G. Valiant and G. J. Brebner. Universal schemes for parallel communication. In STOC, 1981.
25. S. Vangal et al. An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In ISSCC, 2007.