Multiphase digital pulse width modulator

IEEE Transactions on Power Electronics

Volumn 21, Issue 3, 2006, Pages 842-846

  Foley, Raymond ^a   Kavanagh, Richard ^a   Marnane, William ^a   Egan, Michael ^a  

^a UNIVERSITY COLLEGE CORK   (Ireland)

Author keywords

Dc dc power conversion; Digital control; Field programmable gate arrays (FPGA); Switched mode power supplies

Indexed keywords

ELECTRIC SWITCHES; FIELD PROGRAMMABLE GATE ARRAYS; POWER CONVERTERS; VOLTAGE REGULATORS;

DC-DC POWER CONVERSION; DIGITAL CONTROL; SWITCHED-MODE POWER SUPPLIES;

PULSE WIDTH MODULATION;

EID: 33646519630     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2006.875569     Document Type: Article

References (16)

1. D. Maksimović, R. Zane, and R. Erickson, "Impact of digital control in power electronics," in Proc. IEEE Int. Symp. Power Semicond. Devices ICs (ISPSC'04), Kitakyushu, Japan, May 2004, pp. 13-22.
2. C. E. Mullett, "A 5-year power technology roadmap," in Proc. IEEE Appl. Power Electron. Conf. Expo (APEC'04), Anaheim, CA, Feb. 2004, pp. 11-17.
3. G. Y. Wei and M. Horowitz, "A fully digital, energy-efficient, adaptive power-supply regulator," IEEE J. Solid-State Circuits, vol. 34, no. 4, pp. 520-528, Apr. 1999.
4. A. M. Wu, J. Xiao, D. Markovic, and S. R. Sanders, "Digital PWM control: Application in voltage regulation modules," in Proc. IEEE Power Electron. Spec. Conf. (PESC'99), Charleston, SC, Jun./Jul. 1999, pp. 77-83.
5. A. V. Peterchev, J. Xiao, and S. R. Sanders, "Architecture and IC implementation of a digital VRM controller," IEEE Trans. Power Electron., vol. 18, no. 1(II), pp. 356-364, Jan. 2003.
6. P. A. Dancy and A. P. Chandrakasan, "Ultra low power control circuits for PWM converters," in Proc. IEEE Power Electron. Spec. Conf. (PESC'97), St. Louis, MO, Jun. 1997, pp. 21-27.
7. A. V. Peterchev and S. R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electron., vol. 18, no. 1(II), pp. 301-308, Jan. 2003.
8. Z. Lukić, K. Wang, and A. Prodić, "High-frequency digital controller for DC-DC converters based on multi-bit Σ- Δ pulse-width modulation," in Proc. IEEE Appl. Power Electron. Conf. Expo (APEC'05), Austin, TX, Mar. 2005, pp. 35-40.
9. A. P. Dancy, R. Amirtharajah, and A. P. Chandrakasan, "High-efficiency multiple-output dc-dc conversion for low-voltage systems," IEEE Trans. VLSI Syst., vol. 8, no. 3, pp. 252-263, Jun. 2000.
10. B. J. Patella, A. Prodić, A. Zirger, and D. Maksimović, "High-frequency digital PWM controller for DC-DC converters," IEEE Trans. Power Electron., vol. 18, no. 1(Pt. 2), pp. 438-446, Jan. 2003.
11. R. F. Foley, R. C. Kavanagh, W. P. Marnane, and M. G. Egan, "A versatile digital pulsewidth modulation architecture with area-efficient FPGA implementation," in Proc. IEEE Power Electron. Spec. Conference (PESC'05), Recife, Brazil, Jun. 2005, pp. 2069-2615.
12. X. Zhou, P.-L. Wong, P. Xu, F. C. Lee, and A. Huang, "Investigation of candidate VRM topologies for future microprocessors," IEEE Trans. Power Electron., vol. 15, no. 6, pp. 1172-1182, Nov. 2000.
13. E. O'Malley and K. Rinne, "A programmable, digital pulse width modulator providing versatile pulse patterns and supporting switching frequencies beyond 15 MHz," in Proc. IEEE Appl. Power Electron. Conf. Expo (APEC'04), Anaheim, CA, Feb. 2004, pp. 53-59.
14. T.-Y. Hsu, B.-J. Shieh, and C.-Y. Lee, "An all-digital phase-locked loop (ADPLL)-based clock recovery circuit," IEEE J. Solid-State Circuits, vol. 34, no. 8, pp. 1063-1073, Aug. 1999.
15. R. F. Foley, R. C. Kavanagh, W. P. Marnane, and M. G. Egan, "An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation," in Proc. IEEE Appl. Power Electron. Conf. Expo (APEC'05), Austin, TX, Mar. 2005, pp. 1412-1418.
16. S. Lopez-Buedo, J. Garrido, and E. I. Boemo, "Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems," IEEE Trans. Compon. Packag. Technol., vol. 25, no. 4, pp. 561-566, Dec. 2002.