Network reconfiguration suitability for scientific applications

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2008, Pages 312-319

  Montaner, Héctor ^a   Silla, Federico ^a   Santonja, Vicente ^a   Duato, José ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

COMMUNICATION; DYNAMIC MODELS; ELECTRIC NETWORK TOPOLOGY; TELECOMMUNICATION SYSTEMS; TOPOLOGY;

COMMUNICATION BANDWIDTHS; COMMUNICATION GRAPHS; COMMUNICATION PATTERNS; DYNAMIC RECONFIGURATIONS; EXECUTION TIMES; MAKE PROFITS; NETWORK RECONFIGURATIONS; NETWORK TOPOLOGIES; REAL APPLICATIONS; SCIENTIFIC APPLICATIONS;

APPLICATIONS;

EID: 55949084306     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2008.58     Document Type: Conference Paper

References (20)

1. The MPI Forum: MPI-2: Extensions to the MessagePassing Interface, 1997. http://www.mpi-forum, org/docs/.
2. T. Agarwal, A. Sharma, and A. L. et al. Topology-aware task mapping for reducing communication contention on large parallel machines. Parallel and Distributed Processing Symposium, 2006.
3. A. Bermúdez, R. Casado, F. J. Quiles, and J. Duato. Handling topology changes in Infiniband. In IEEE Transactions on Parallel and Distributed Systems, pages 172-185, Feb 2007.
4. S. Coll, J. Duato, F. Petrini, and F. J. Mora. Scalable hardware-based multicast trees. IEEE/ACM Conference on Supercomputing SC2003, November.
5. A. Faraj and X. Yuan. Communication characteristics in the NAS parallel benchmarks. In Fourteenth IASTED International Conference on Parallel and Distributed Computing and Systems, November 2002.
6. K. Goossens, M. Bennebroek, J. Y. Hur, and M. A. Wahlah. Hardwired networks on chip in FPGAs to unify data and configuration interconnects. In Proc. Int'l Symposium on Networks on Chip (NOCS), apr 2008.
7. CPMD http://www.cpmd.org.
8. J.S.Vetter and F. Mueller. Communication characteristics of large-scale scientific applications for contemporary cluster architectures. International Parallel and Distributed Processing Symposium (IPDPS), April 2002.
9. A. Mejia, J. Flich, S. Reinemo, T. Skeie, and J. Duato. Segment-based routing: An efficient fault-tolerant routing algorithm for meshes and tori. In International Parallel and Distributed Processing Symposium (IPDPS 2006), 2006.
10. J. Owens, W. Dally, R. Ho, and D. Jayasimha. Research challenges for on-chip interconnection networks. IEE Micro, 27:96-108, Sep, Oct 2007.
11. S.Bertozzi, A.Acquaviva, D. Bertozzi, and A. Poggiali. Supporting task migration in multi-processor systems-on-chip: a feasibility study. Design, Automation and Test in Europe Conference (DATE), pages 15-20, 2006.
12. T. Tabe and Q. Stout. The use of the MPI communication library in the NAS parallel benchmark. Technical Report CSE-TR-386-99, Department of Computer Science, University of Michigan, November 1999.
13. LAMMPS http://lammps.sandia.gov.
14. Barcelona supercomputing center (BSC) http://www.bsc.es.
15. DL-POLY http://www.cse.clrc.ac.uk/ccg/software/ DL_POLY/index.shtml.
16. GROMACS http://www.gromacs.org.
17. SIESTA http://www.uam.es/departamentos/ciencias/ fismateriac/siesta.
18. S. Vassiliadis and I. Sourdis. Reconfigurable fabric interconnects. In International Symposium on System-on-Chip (SoC), Nov 2006.
19. D. Wentzlaff, P. Griffin, and H. H. et al. On-chip interconnection architecture of the tile processor. IEEE Micro, pages 15-31, Sep-Oct 2007.
20. J. A. Williams, I. Syed, J. Wu, and N. W. Bergmann. A reconfigurable cluster-on-chip architecture with MPI communication layer. In FCCM, pages 351-352. IEEE Computer Society, 2006.