-
1
-
-
58149218298
-
Razorii: In situ error detection and correction for pvt and ser tolerance
-
S. Das, C. Tokunaga, S. Pant, W. H. Ma, S. Kalaiselvan, K. Lai, D. M. Bull, and D. T. Blaauw, "Razorii: In situ error detection and correction for pvt and ser tolerance," IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 32-48, 2009.
-
(2009)
IEEE J. Solid-State Circuits
, vol.44
, Issue.1
, pp. 32-48
-
-
Das, S.1
Tokunaga, C.2
Pant, S.3
Ma, W.H.4
Kalaiselvan, S.5
Lai, K.6
Bull, D.M.7
Blaauw, D.T.8
-
2
-
-
49549122926
-
Energy-efficient and metastabilityimmune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance
-
K. A. Bowman, J. W. Tschanz, N. S. Kim, J. C. Lee, C. B. Wilkerson, S.-L. L. Lu, T. Karnik, and V. K. De, "Energy-efficient and metastabilityimmune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance," in Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2008, 2008, pp. 402-623.
-
Proc. Digest of Technical Papers. IEEE International Solid-State Circuits Conference ISSCC 2008, 2008
, pp. 402-623
-
-
Bowman, K.A.1
Tschanz, J.W.2
Kim, N.S.3
Lee, J.C.4
Wilkerson, C.B.5
Lu, S.-L.L.6
Karnik, T.7
De, V.K.8
-
3
-
-
77952231026
-
A power-efficient 32b arm isa processor using timing-error detection and correction for transient-error tolerance and adaptation to pvt variations
-
D. Bull, S. Das, K. Shivshankar, G. Dasika, K. Flautner, and D. Blaauw, "A power-efficient 32b arm isa processor using timing-error detection and correction for transient-error tolerance and adaptation to pvt variations," ISSCC, 2010.
-
ISSCC, 2010
-
-
Bull, D.1
Das, S.2
Shivshankar, K.3
Dasika, G.4
Flautner, K.5
Blaauw, D.6
-
4
-
-
79952142442
-
Subthreshold timing error detection performance analysis
-
J. Mkip, E. Laulainen, M. Turnquist, and L. Koskinen, "Subthreshold timing error detection performance analysis," BEC Conference, 2010.
-
BEC Conference, 2010
-
-
Mkip, J.1
Laulainen, E.2
Turnquist, M.3
Koskinen, L.4
-
5
-
-
46749108096
-
Subthreshold source-coupled logic circuits for ultra-low-power applications
-
A. Tajalli, E. J. Brauer, Y. Leblebici, and E. Vittoz, "Subthreshold source-coupled logic circuits for ultra-low-power applications," IEEE J. Solid-State Circuits, vol. 43, no. 7, pp. 1699-1710, 2008.
-
(2008)
IEEE J. Solid-State Circuits
, vol.43
, Issue.7
, pp. 1699-1710
-
-
Tajalli, A.1
Brauer, E.J.2
Leblebici, Y.3
Vittoz, E.4
-
6
-
-
69449100233
-
Nanopower subthreshold mcml in submicrometer cmos technology
-
F. Cannillo, C. Toumazou, and T. S. Lande, "Nanopower subthreshold mcml in submicrometer cmos technology," IEEE Trans. Circuits Syst. I, vol. 56, no. 8, pp. 1598-1611, 2009.
-
(2009)
IEEE Trans. Circuits Syst. I
, vol.56
, Issue.8
, pp. 1598-1611
-
-
Cannillo, F.1
Toumazou, C.2
Lande, T.S.3
-
7
-
-
77949573723
-
Measurement of a timing error detection latch capable of sub-threshold operation
-
M. Turnquist and L. Koskinen, "Measurement of a timing error detection latch capable of sub-threshold operation," NORCHIP, 2009.
-
(2009)
NORCHIP
-
-
Turnquist, M.1
Koskinen, L.2
-
11
-
-
67349188103
-
Leakage current reduction using subthreshold source-coupled logic
-
A. Tajalli and Y. Leblebici, "Leakage current reduction using subthreshold source-coupled logic," IEEE Trans. Circuits Syst. II, vol. 56, no. 5, pp. 374-378, 2009.
-
(2009)
IEEE Trans. Circuits Syst. II
, vol.56
, Issue.5
, pp. 374-378
-
-
Tajalli, A.1
Leblebici, Y.2
-
12
-
-
72849147344
-
Subthreshold scl for ultra-low-power sram and low-activity-rate digital systems
-
-, "Subthreshold scl for ultra-low-power sram and low-activity-rate digital systems," ESSIRC, pp. 164-167, 2009.
-
(2009)
ESSIRC
, pp. 164-167
-
-
Tajalli, A.1
Leblebici, Y.2
|