Custard - A customisable threaded FPGA soft processor and tools

Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL

Volumn 2005, Issue , 2005, Pages 1-6

  Dimond, Robert ^a   Mencer, Oskar ^a   Luk, Wayne ^a  

^a IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTATION THEORY; COMPUTER SOFTWARE; CRYPTOGRAPHY; FIELD PROGRAMMABLE GATE ARRAYS; PROGRAM COMPILERS;

FINE-GRAINED CONCURRENCY; HARDWARE THREADS; SOFT PROCESSOR DESIGN;

PROGRAM PROCESSORS;

EID: 33646393297     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2005.1515690     Document Type: Conference Paper

References (16)

1. ARCtangent extensible processor. http://www.arccores.com.
2. Altera. Custom Instructions for the Nios Embedded Processor, September 2002. Application Note 118.
3. Kubilay Atasu, Laura Pozzi, and Paolo Ienne. Automatic application-specific instruction-set extensions under microarchitectural constraints. In Proc. DAC 2003. June 2003.
4. Todd M. Austin. A User's and Hacker's Guide to the Simplescalar Architectural Research Tool Set. http://www.simplescalar.com.
5. Melvin A. Breuer. Generation of optimal code for expressions via factorisation. Communications of the ACM, 12(6):333-340, June 1969.
6. Handel-C language reference manual, http://www.celoxica .com, 2001. Version 2.1.
7. Robert Dimond. Custard: a custom threaded architecture and tools. Master's thesis, Imperial College, 2004. http://www.doc.ic.ac.uk/~rgd00/reports/rdtr1.pdf.
8. F. Sun et al. Custom-instruction synthesis for extensible-processor platforms. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(2):216-228, February 2004.
9. Matthew R. Guthaus et al. MiBench: A free, comercially representative embedded benchmark suite. In Proc. IEEE 4th Annual Workshop on Workload Characterisation, Austin, TX., December 2001.
10. META - RISC/DSP core with hardware multi-threading, http://www.metagence.com.
11. Erik Norden. A multithreading extension for low-power, low-cost applications. Embedded Processor Forum 2003, 2003.
12. S.P.Seng, W.Luk, and P.Y.K.Cheung. Runtime adaptive flexible instruction processors. In Proc. Field-Programmable Logic and Applications, 2002.
13. http://www.tensilica.com.
14. Theo Ungerer, Borut Robic, and Jurij Silc. A survey of processors with explicit multithreading. ACM Computing Surveys, 35(1):29-63, March 2003.
15. Panit Watcharawitch and Simon Moore. JMA: the Java-multithreading architecture for embedded processors. In International Conference on Computer Design (ICCD). the IEEE Computer Society, September 2002.
16. Xilinx. MicroBlaze Hardware Reference Guide, March 2002. http://www.xilinx.com.