-
1
-
-
38349035934
-
Spatial distribution of charge traps in a SONOS-type flash memory using a high-k trapping layer
-
Dec.
-
G. Zhang, X.-P. Wang, W. J. Yoo, and M.-F. Li, "Spatial distribution of charge traps in a SONOS-type Flash memory using a high-k trapping layer," IEEE Trans. Electron Devices, vol. 54, no. 12, pp. 3317-3324, Dec. 2007.
-
(2007)
IEEE Trans. Electron Devices
, vol.54
, Issue.12
, pp. 3317-3324
-
-
Zhang, G.1
Wang, X.-P.2
Yoo, W.J.3
Li, M.-F.4
-
2
-
-
33847749484
-
A novel NAND-type MONOS memory using 63 nm process technology for multi-gigabit flash EEPROMs
-
Y. C. Shin, J. D. Choi, C. S. Kang, C. H. Lee, K.-T. Park, J.-S. Lee, J. S. Sel, V. Kim, B. I. Choi, J. S. Sim, D. C. Kim, H.-J. Cho, and K. N. Kim, "A novel NAND-type MONOS memory using 63 nm process technology for multi-gigabit Flash EEPROMs," in IEDM Tech. Dig., 2005, pp. 327-330.
-
(2005)
IEDM Tech. Dig.
, pp. 327-330
-
-
Shin, Y.C.1
Choi, J.D.2
Kang, C.S.3
Lee, C.H.4
Park, K.-T.5
Lee, J.-S.6
Sel, J.S.7
Kim, V.8
Choi, B.I.9
Sim, J.S.10
Kim, D.C.11
Cho, H.-J.12
Kim, K.N.13
-
3
-
-
35148842428
-
4 tunneling layer
-
Oct.
-
4 tunneling layer," IEEE Trans. Electron Devices, vol. 54, no. 10, pp. 2699-2705, Oct. 2007.
-
(2007)
IEEE Trans. Electron Devices
, vol.54
, Issue.10
, pp. 2699-2705
-
-
Wang, Y.Q.1
Hwang, W.S.2
Zhang, G.3
Samudra, G.4
Yeo, Y.-C.5
Yoo, W.J.6
-
4
-
-
44949119341
-
15 nm planar bulk SONOS-type memory with double junction tunnel layers using sub-threshold slope control
-
R. Ohba, Y. Mitani, N. Sugiyama, and S. Fujita, "15 nm planar bulk SONOS-type memory with double junction tunnel layers using sub-threshold slope control," in IEDM Tech. Dig., 2007, pp. 75-78.
-
(2007)
IEDM Tech. Dig.
, pp. 75-78
-
-
Ohba, R.1
Mitani, Y.2
Sugiyama, N.3
Fujita, S.4
-
5
-
-
33847734692
-
BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability
-
H. T. Lue, S.-Y. Wang, E.-K. Lai, Y.-H. Shih, S.-C. Lai, L.-W. Yang, K.-C. Chen, J. Ku, K.-Y. Hsieh, R. Liu, and C.-Y. Lu, "BE-SONOS: A bandgap engineered SONOS with excellent performance and reliability," in IEDM Tech. Dig., 2005, pp. 547-550.
-
(2005)
IEDM Tech. Dig.
, pp. 547-550
-
-
Lue, H.T.1
Wang, S.-Y.2
Lai, E.-K.3
Shih, Y.-H.4
Lai, S.-C.5
Yang, L.-W.6
Chen, K.-C.7
Ku, J.8
Hsieh, K.-Y.9
Liu, R.10
Lu, C.-Y.11
-
6
-
-
33847725490
-
Enhancement of memory window in short channel non-volatile memory devices using double layer tungsten nanocrystals
-
S. K. Samanta, P. K. Singh, W. J. Yoo, G. Samudra, Y.-C. Yeo, L. K. Bera, and N. Balasubramanian, "Enhancement of memory window in short channel non-volatile memory devices using double layer tungsten nanocrystals," in IEDM Tech. Dig., 2005, pp. 177-180.
-
(2005)
IEDM Tech. Dig.
, pp. 177-180
-
-
Samanta, S.K.1
Singh, P.K.2
Yoo, W.J.3
Samudra, G.4
Yeo, Y.-C.5
Bera, L.K.6
Balasubramanian, N.7
-
7
-
-
0038781593
-
Nanocrystal nonvolatile memory devices
-
Mar.
-
J. D. Blauwe, "Nanocrystal nonvolatile memory devices," IEEE Trans. Nanotechnol., vol. 1, no. 1, pp. 72-77, Mar. 2002.
-
(2002)
IEEE Trans. Nanotechnol.
, vol.1
, Issue.1
, pp. 72-77
-
-
Blauwe, J.D.1
-
8
-
-
0842288220
-
Program/erase dynamics and channel conduction in nanocrystal memories
-
C. M. Compagnoni, D. Ielmini, A. S. Spinelli, A. L. Lacaita, C. Gerardi, L. Perniola, B. De Salvo, and S. Lombardo, "Program/erase dynamics and channel conduction in nanocrystal memories," in IEDM Tech. Dig., 2003, pp. 549-552.
-
(2003)
IEDM Tech. Dig.
, pp. 549-552
-
-
Compagnoni, C.M.1
Ielmini, D.2
Spinelli, A.S.3
Lacaita, A.L.4
Gerardi, C.5
Perniola, L.6
De Salvo, B.7
Lombardo, S.8
-
9
-
-
78049263112
-
Potential well engineering by partial oxidation of TiN for high-speed and low-voltage flash memory with good 125°C data retention and excellent endurance
-
G. Zhang, C. H. Ra, H.-M. Li, C. Yang, and W. J. Yoo, "Potential well engineering by partial oxidation of TiN for high-speed and low-voltage Flash memory with good 125°C data retention and excellent endurance," in IEDM Tech. Dig., 2009, pp. 835-838.
-
(2009)
IEDM Tech. Dig.
, pp. 835-838
-
-
Zhang, G.1
Ra, C.H.2
Li, H.-M.3
Yang, C.4
Yoo, W.J.5
-
10
-
-
0035872897
-
High-k gate dielectrics: Current status and material properties considerations
-
G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-k gate dielectrics: Current status and material properties considerations," J. Appl. Phys., vol. 89, no. 10, pp. 5243-5275, 2001.
-
(2001)
J. Appl. Phys.
, vol.89
, Issue.10
, pp. 5243-5275
-
-
Wilk, G.D.1
Wallace, R.M.2
Anthony, J.M.3
-
11
-
-
0029389150
-
2 and TiN/Si interfaces
-
Oct.
-
2 and TiN/Si interfaces," Thin Solid Films, vol. 266, no. 2, pp. 298-301, Oct. 1995.
-
(1995)
Thin Solid Films
, vol.266
, Issue.2
, pp. 298-301
-
-
Chourasia, A.R.1
Chopra, D.R.2
-
12
-
-
0019633490
-
Oxidation kinetics of TiN thin films
-
Nov.
-
M. Wittmer, J. Noser, and H. Melchior, "Oxidation kinetics of TiN thin films," J. Appl. Phys., vol. 52, no. 11, pp. 6659-6664, Nov. 1981.
-
(1981)
J. Appl. Phys.
, vol.52
, Issue.11
, pp. 6659-6664
-
-
Wittmer, M.1
Noser, J.2
Melchior, H.3
-
13
-
-
0016081559
-
Deep-level transient spectroscopy: A new method to characterize traps in semiconductors
-
Jul.
-
D. V. Lang, "Deep-level transient spectroscopy: A new method to characterize traps in semiconductors," J. Appl. Phys., vol. 45, no. 7, pp. 3023-3032, Jul. 1974.
-
(1974)
J. Appl. Phys.
, vol.45
, Issue.7
, pp. 3023-3032
-
-
Lang, D.V.1
-
14
-
-
41649099254
-
Analysis of electronic memory traps in the oxide-nitride-oxide structure of a polysilicon-oxide-nitride-oxide-semiconductor flash memory
-
Mar.
-
Y. J. Seo, K. C. Kim, T. G. Kim, Y. M. Sung, H. Y. Cho, M. S. Joo, and S. H. Pyi, "Analysis of electronic memory traps in the oxide-nitride-oxide structure of a polysilicon-oxide-nitride-oxide-semiconductor Flash memory," Appl. Phys. Lett., vol. 92, no. 13, pp. 132 104-1-132 104-3, Mar. 2008.
-
(2008)
Appl. Phys. Lett.
, vol.92
, Issue.13
, pp. 1321041-1321043
-
-
Seo, Y.J.1
Kim, K.C.2
Kim, T.G.3
Sung, Y.M.4
Cho, H.Y.5
Joo, M.S.6
Pyi, S.H.7
-
15
-
-
46049120282
-
Suppression of lateral charge migration using advanced impurity trap memory for improving high temperature retention
-
H. Sunamura, T. Ikarashi, A. Morioka, S. Kotsuji, M. Oshida, N. Ikarashi, S. Fujieda, and H. Watanabe, "Suppression of lateral charge migration using advanced impurity trap memory for improving high temperature retention," in IEDM Tech. Dig., 2006, pp. 975-978.
-
(2006)
IEDM Tech. Dig.
, pp. 975-978
-
-
Sunamura, H.1
Ikarashi, T.2
Morioka, A.3
Kotsuji, S.4
Oshida, M.5
Ikarashi, N.6
Fujieda, S.7
Watanabe, H.8
|