The use of Petri nets for the design and verification of asynchronous circuits and systems

Journal of Circuits, Systems and Computers

Volumn 8, Issue 1, 1998, Pages 67-118

  Kondratyev, Alex ^a   Kishinevsky, Michael ^a   Taubin, Alexander ^a   Cortadella, Jordi ^b   Lavagno, Luciano ^c  

^a UNIVERSITY OF AIZU   (Japan)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^c POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0008850037     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126698000055     Document Type: Article

References (61)

1. P. A. Beerel, CAD Tools for the Synthesis, Verification, and Testability of Robust Asynchronous Circuits, PhD thesis, Stanford University, 1994.
2. R. Bryant, "Symbolic boolean manipulation with ordered binary-decision diagrams", ACM Computing Surveys 24, 3 (1992) 293-318.
3. S. Burns, "General conditions for the decomposition of state holding elements", in Int. Symp. Advanced Research in Asynchronous Circuits and Systems, Aizu, Japan, Mar. 1996.
4. T.-A. Chu, Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications, PhD thesis, MIT, June 1987.
5. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "Complete state encoding based on the theory of regions", in Int. Symp. Advanced Research in Asynchronous Circuits and Systems, Aizu, Japan, Mar. 1996.
6. J. Cortadella, M. Kishinevsky, L. Lavagno, and A. Yakovlev, "Synthesizing Petri nets from state-based models", in Proc. Int. Conf. Computer-Aided Design, Nov. 1995.
7. J. Cortadella, L. Lavagno, P. Vanbekbergen, and A. Yakovlev, "Designing asynchronous circuits from behavioural specifications with internal conflicts", in Int. Symp. Advanced Research in Asynchronous Circuits and Systems, Salt Lake City, Utah, Nov. 1994.
8. O. Coudert, C. Berthet, and J. C. Madre, "Verification of sequential machines using boolean functional vectors", in L. Claesen (ed.), Proc. IFIP Int. Workshop on Applied Formal Methods for Correct VLSI Design, Leuven, Belgium, Nov. 1989, pp. 111-128.
9. J. Desel and J. Esparza, Free Choice Petri Nets, Cambridge University Press, Cambridge, 1995.
10. V. Diekert, "Combinatorics on traces", in Lecture Notes in Computer Science, Vol. 454, Springer-Verlag, 1987.
11. D. L. Dill, Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits, The MIT Press, Cambridge, Mass., 1988. An ACM Distinguished Dissertation 1988.
12. A. Ehrenfeucht and G. Rozenberg, "Partial 2-structures; part I: Basic notions and the representation problem, and part II: State spaces of concurrent systems", Acta Informatica 27 (1990) 315-368.
13. J. Esparza, "Model checking using net unfoldings", in M.-C. Gaudel and J.-P. Jouannaud, (eds.) TAPSOFT'93: Theory and Practice of Software Development, 4th Int. Joint Conf. CAAP/FASE, Vol. 668 of Lecture Notes in Computer Science, Springer-Verlag, 1993, pp. 613-628.
14. J. Esparza, Cutoff criteria for unsafe Petri nets, Personal communication, 1997.
15. S. Furber, "Computing without clocks: Micropipelining the ARM processor", in Graham Birtwistle and Al Davis (eds.), Asynchronous Digital Circuit Design, Workshops in Computing, Springer-Verlag, 1995, pp. 211-262.
16. P. Godefroid, "Using partial orders to improve automatic verification methods", in E. M. Clarke and R. P. Kurshan (eds.), Proc. Int. Workshop on Computer Aided Verification, 1990, DIMACS Series in Discrete Mathematica and Theoretical Computer Science, 1991, pp. 321-340.
17. M. Hack, "Analysis of production schemata by Petri Nets", Technical Report TR 94, Project MAC, MIT, 1972.
18. C. A. R. Hoare, Communicating Sequential Processes, Prentice-Hall, 1985.
19. Xilinx Inc, The XC4000 Data Book, 1993.
20. S. Römer, J. Esparza, and W. Vogler, "An improvement of McMillan's unfolding algorithm", in Lecture Notes in Computer Science, Vol. 1055, Springer-Verlag, 1996.
21. J. R. Jump and P. S. Thiagarajan, "On interconnection of asynchronous control structures", J. ACM 22 4, (1975) 102-112.
22. M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky, Concurrent Hardware: The Theory and Practice of Self-Timed Design, John Wiley and Sons, London, 1993.
23. M. A. Kishinevsky, A. Y. Kondratyev, A. R. Taubin, and V. I. Varshavsky, "On self-timed behavior verification", in Proc. ACM Int. Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), 1992.
24. A. Kondratyev, J. Cortadella, M. Kishinevsky, E. Pastor, O. Roig, and A. Yakovlev, "Checking Signal Transition Graph implementability by symbolic BDD traversal", in Proc. of European Design and Test Conf., Paris, France, Mar. 1995, pp. 325-332.
25. A. Kondratyev, J. Cortadella, L. Lavagno M. Kishinevsky, and A. Yakovlev, "Technology mapping for speed-independent circuits: decomposition and resynthesis", in Int. Symp. Advanced Research in Asynchronous Circuits and Systems, Eindhoven, Apr. 1997.
26. A. Kondratyev, M. Kishinevsky, A. Taubin, and S. Ten, "A structural approach for the analysis of Petri nets by reduced unfoldings", in Int. Conf. Application and Theory of Petri Nets, Lecture Notes in Computer Sciences, Osaka, Japan, Jun. 1996.
27. A. Kondratyev and A. Taubin, "Verification of speed-independent circuits by STG unfoldings", in Proc. Int. Symp. Advanced Research in Asynchronous Circuits and Systems, Nov. 1994, pp. 64-75.
28. L. Lavagno and A. Sangiovanni-Vincentelli, Algorithms for Synthesis and Testing of Asynchronous Circuits, Kluwer Academic Publishers, Boston, 1993.
29. C. Y. Lee, "Representation of switching functions by binary decision programs", Bell Syst. Tech. J. 38 (1959) 985-999.
30. K.-J. Lin and C.-S. Lin, "A realization algorithm of asynchronous circuits from STG", in Proc. European Design Automation Conference (EDAC), 1992, pp. 322-326.
31. F. Mailhot and G. De Micheli, "Algorithms for technology mapping based on binary decision diagrams and on boolean operations", IEEE Trans. Computer-Aided Design 12, 5 (1993) 599-620.
32. K. McMillan, "A technique of state space search based on unfolding", Formal Methods in System Design 6, 1 (1995) 45-65.
33. Teresa H.-Y. Meng, Robert W. Brodersen, and David G. Messerschmitt, "Asynchronous design for programmable digital signal processors", IEEE Trans. Signal Processing 39, 4 (1991) 939-952.
34. R. E. Miller, Switching Theory, Vol. 2, Chap. 10, Wiley and Sons, 1965, pp. 192-244.
35. C. E. Molnar, T.-P. Fang, and F. U. Rosenberger, "Synthesis of delay-insensitive modules", in Chapel Hill Conference on VLSI, 1985, pp. 67-86.
36. D. E. Muller and W. C. Bartky, "A theory of asynchronous circuits", in Annals of Computing Laboratory of Harvard University, 1959, pp. 204-243.
37. T. Murata, "Petri Nets: Properties, analysis and applications", Proc. IEEE (1989) 541-580.
38. C. Myers and T. H-Y. Meng, "Synthesis of timed asynchronous circuits", in Proc. Int. Conf. Computer Design, Oct. 1992.
39. M. Nielsen, G. Plotkin, and G. Winskel, "Events structures and domains", Theoretical Comput. Sci. 13, 1 (1980) 85-108.
40. M. Nielsen, G. Rozenberg, and P. S. Thiagarajan, "Elementary transition systems", Theoretical Comput. Sci. 96 (1992) 3-33.
41. E. Pastor and J. Cortadella, "Polynomial algorithms for the synthesis of hazard-free circuits from signal transition graphs", in Proc. Int. Conf. Camputer-Aided Design, Nov. 1993.
42. E. Pastor, O. Roig, J. Cortadella, and R. Badia, "Petri net analysis using boolean manipulation", in 15th Int. Conf. Application and Theory of Petri Nets, Zaragoza, Spain, June 1994.
43. E. Pastor, J. Cortadella, A. Kondratyev, and O. Roig, "Structural methods for the synthesis of speed-independent circuits", in Proc. of European Design and Test Conference, Paris, France, Mar. 1996, pp. 340-347.
44. S. S. Patil and J. B. Dennis, "The description and realization of digital systems", in Proc. IEEE COMPCON, 1972, pp. 223-226.
45. J. L. Peterson, Petri Nets, Vol. 9, ACM Computing Surveys, No. 3, Sept. 1977.
46. C. A. Petri, Kommunikation mit Automaten, PhD thesis, Bonn, Institut für Instrumentelle Mathematik, 1962 (Technical report Schriften des IIM Nr. 3).
47. L. Pomello, G. Rozenberg, and C. Simone, "A survey of equivalence notions for net based systems", Lecture Notes in Computer Science 609 (1993) 410-472.
48. W. Reisig, Petri Nets: an Introduction, EATCS Monographs on Theoretical Computer Science, Springer-Verlag, Berlin, 1985.
49. O. Roig, J. Cortadella, and E. Pastor, "Hierarchical gate-level verification of speed-independent circuits", in Asynchronous Design Methodologies, 1995, pp. 129-137.
50. L. Rosenblum, "The signal graph language for the modeling of exchange protocols and aperiodic circuits", in Proc. Conf. Simulation of Digital Control and Computer Systems, Sverdlovsk, USSR, Feb. 1981 (in Russian).
51. P. Siegel and G. De Micheli, "Decomposition methods for library binding of speed-independent asynchronous designs", in Proc. Int. Conf. Computer-Aided Design, Nov. 1994, pp. 558-565.
52. I. E. Sutherland, "Micropipelines", Communications of the ACM, June 1989. Turing Award Lecture.
53. J. T. Udding, "A formal model for defining and classifying delay-insensitive circuits and systems", Distributed Computing 1 (1986) 197-204.
54. A. Valmari, "State of the art report: Stubborn sets", Petri Nets Newsletter 46 (1994) 6-14.
55. P. Vanbekbergen, F. Catthoor, G. Goossens, and H. De Man, "Optimized synthesis of asynchronous control circuits from graph-theoretic specifications", IEEE Trans. Computer-Aided Design, Jan. 1993.
56. P. Vanbekbergen, B. Lin, G. Goossens, and H. de Man, "A generalized state assignment theory for transformations on signal transition graphs", J. VLSI Signal Processing 7, 1/2 (1994) 101-115.
57. V. Varshavsky and V. Marakhovsky, "Asynchronous control device design by net model behaviour simulation", in Int. Conf. Application and Theory of Petri Nets, Lecture Notes in Computer Sciences, Osaka, Japan, June 1996.
58. V. I. Varshavsky, M. A. Kishinevsky, V. B. Marakhovsky, V. A. Peschansky, L. Y. Rosenblum, A. R. Taubin, and B. S. Tzirlin, Self-timed Control of Concurrent Processes, Kluwer Academic Publisher, 1990 (Russian edition: 1986).
59. A. V. Yakovlev, "On limitations and extensions of STG model for designing asynchronous control circuits", in Proc. Int. Conf. Computer Design, Oct. 1992, pp. 396-400.
60. A. V. Yakovlev, A. M. Koelmans, A. Semenov, and D. J. Kinnement, "Modeling, analysis and synthesis of asynchronous control circuits using Petri nets", Integration, the VLSI Journal 21, 3 (1996) 143-170.
61. M. Yoeli, "Specification and verification of asynchronous circuits using marked graphs", in K. Voss, H. J. Genrich, and G. Rozenberg (eds.), Concurrency and Nets, Advances in Petri Nets, 1987, pp. 605-622.