Low-latency control structures with slack

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2003, Pages 164-173

  Bystrov, A ^a   Sokolov, D ^a   Yakovlev, A ^a  

^a NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

MERGING;

ASYNCHRONOUS CIRCUITS; COMPUTATION PROCESS; CONTROL STRUCTURE; DATAFLOW; EARLY EVALUATION; LATENCY CONTROL; LOW LATENCY; ON CHIPS; OR-CAUSALITY; PERFORMANCE;

PETRI NETS;

EID: 77957967409     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2003.1199176     Document Type: Conference Paper

References (31)

1. A. Allan, et. al. 2001 Technology Roadmap for Semiconductors, Computer, January 2002.
2. C. Molnar, I. W. Jones, W. S. Coates, J. K. Lexau. A FIFO Ring Performance Experiment, 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems. April 1997, Eindhoven, Netherlands, pp. 279-289.
3. *, RGD arbiter. 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems. April 1999, Barcelona, Spain, pp. 173-185.
4. I. Sutherland, S. Fairbanks. GasP: A Minimal FIFO Control. 7th International Symposium on Advanced Research in Asynchronous Circuits and Systems. March 2001, Salt Lake City, USA, pp. 46-53.
5. W. Chou, P. A. Beerel, R. Ginosar, R. Kol, C. J. Myers, S. Rotem, K. Stevens, K. Y. Yun. Average-case optimized technology mapping of one-hot domino circuits. 4th International Symposium on Advanced Research in Asynchronous Circuits and Systems. 1998.
6. K. Stevens, R. Ginosar, S. Rotem. Relative Timing. 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems. April 1999, Barcelona, Spain, pp. 208-218.
7. M. Roncken, K. Stevens, R. Pendurkar, S. Rotem and P.P. Chaudhuri, CA-BIST for Asynchronous Circuits: A Case Study on the RAPPID Asynchronous Instruction Length Decoder Proc. ASYNC2000,IEEE CS Press, 2000, pp. 62-72.
8. J. Cortadella, M. Kishnevsky, A. Kondratyev, L. Lavagno, A. Yakovlev. Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers. XI Conference on Design of Integrated Circuits and Systems, 1996, Barcelona, Spain.
9. C. Ykman-Couvreur, B. Lin, H. De Man. ASSASSIN: A Synthesis System for Asynchronous Control Circuits. IMEC, 1995, Design Methodologies for VLSI Systems Division, Leuven, Belgium.
10. R. M. Fuhrer, S. M. Novick, M. Theobad, N. K. Jha, B. Lin, L. Plana. Minimalist: An environment for the synthesis, verification and testability of burst-mode asynchronous machines. TR CUCS-020-99, 1999, Columbia University, NY.
11. A. L. Hollaar. Direct Implementation of Asynchronous Control Units. IEEE Transactions on Computers, C-31, No 12, Dec. 1982, pp. 1133-1141.
12. K. S. Stevens. Practical Verification and Synthesis of Low Latency Asynchronous Systems. PhD Thesis, University of Calgary, September 1994.
13. A. Bystrov and A. Yakovlev, Asynchronous Circuit Synthesis by Direct Mapping: Interfacing to Environment, Proc. ASYNC2002, April, 2002, Manchester.
14. A. Bystrov, A. Yakovlev, Synthesis of Asynchronous Circuits with Predictable Latency, CS-TR-754, Department of Computing Science, University of Newcastle, 2001; accepted to 1WLS-02, New Orleans, June 2002.
15. K. van Berkel, J. Kessels, M. Roncken, R. Saeijs, F. Schalij. The VLSI-Programming Language Tangram and Its Translation into Handshake Circuits. Proc. European Conference on Design Automation (EDAC), 1991, pp. 384-389.
16. D. Edwards and A. Bardsley. Balsa: An Asynchronous Hardware Synthesis Language. The Computer Journal, vol. 45, 2002, pp. 12-18.
17. A. J. Martin, A. Lines, R. Manohar, M. Nystroem, P. Penzes, R. Southworth, U. V. Cummings, T. K. Lee. The Design of an Asynchronous MIPS R3000. In Proceedings of the 17th Conference on Advanced Research in VLSI, pp. 164-181, Sept. 1997.
18. A. Yakovlev, M. Kishinevsky, A. Kondratyev, L. Lavagno and M. Pietkiewicz-Koutny. On the Models for Asynchronous Circuit Behaviour with OR Causality. Formal Methods in System Design, vol. 9, 1996 pp. 189-233.
19. M. Kishinevsky. Analysis and Implementation of Speed-Independent Circuits. PhD Thesis, Leningrad Electrical Engineering Institute, 1982. (in Russian)
20. A. Yakovlev, L. Lavagno, A. Sangovanni-Vincentelli. A Unified STG Model for Asynchronous Control Circuit Synthesis. In Proc. ICCAD'92, Santa Clara, CA, Nov. 1992.
21. J. Sparso, S. Furber. Principles of Asynchronous Circuit Design. Kluwer, 2001.
22. M. R. Greenstreet. Real-Time Merging. 5th International Symposium on Advanced Research in Asynchronous Circuits and Systems. 1999, Barcelona, Spain, pp. 186-198.
23. V. I. Varshavsky, M. A. Kishinevsky, A. Y. Kondratyev, L. Y. Rosenblum, A. R. Taubin. Models for Specification and Analysis of Processes in Asynchronous Circuits. Soviet Journal of Computer and System Sciences, vol. 26, no. 2, pp. 61-76, 1989. Russian Edition - 1988.
24. M. Kishinevsky, A. Kondratyev, A. Taubin, V. Varshavsky. Concurrent Hardware: The Theory and Practice of Self-Timed Design. John Wiley and Sons, London, 1993.
25. U. Goltz, W. Reisig, P. S. Thiagarajan. Two Alternative Definitions of Synchronic Distance. In Informatik-Fachberichte 52: Application and Theory of Petri Nets: Selected Papers from the First and Second European Workshop on Application and Theory of Petri Nets, Strasbourg, Sep. 23-26, 1980, Bad Honnef, Sep. 28-30, 1981, editors Girault, C. and Reisig, W., Springer-Verlag, 1982.
26. E. Best. Partial Order Verification with PEP. POMIV, Aug. 1996.
27. E. Best, B. Grahlmann. PEP Documentation and User Guide 1.8. 1998
28. V. Khomenko, M. Koutny. Verification of Bounded Petri Nets Using Integer Programming. Tech. Report CS-TR711, University of Newcastle upon Tyne, 2000.
29. V. Khomenko, M. Koutny. Canonical Prefix of Petri Net Unfoldings. Proc. Int. Workshop on Computer Aided Verification, 2002.
30. A. Bystrov, D. Shang, F. Xia, A. Yakovlev. Self-timed and Speed-Independent Latch Circuits. 6th UK Asynchronous Forum, July 1999, Manchester.
31. A. Bystrov, A. Yakovlev. Fast Four-Phase Tree FIFO. 7th UK Asynchronous Forum, Dec. 1999, University of Newcastle upon Tyne.