Real-time merging

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 1999, Pages 186-196

  Greenstreet, Mark R ^a  

^a NONE

Author keywords

Arbitration; Bounded time; Merging; Metastability; Real time; Receptive mixer

Indexed keywords

ARBITRATION; BOUNDED-TIME; METASTABILITIES; REAL-TIME; RECEPTIVE MIXER;

MERGING; MIXERS (MACHINERY);

MERGERS AND ACQUISITIONS;

EID: 77957931139     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1999.761533     Document Type: Conference Paper

References (17)

1. M. Abadi and L. Lamport. An old-fashioned recipe for real time. In J. de Bakker et al., editors, Proceedings of the REX Workshop, "Real-Time: Theory in Practice". Springer, 1992. LNCS 600.
2. T. Chaney and C. Molnar. Anomalous behavior of synchronizer and arbiter circuits. IEEE Transactions on Computers, C-22(4):421-422, Apr. 1973.
3. L. A. Glasser and D. W. Dobberpuhl. The Design and Analysis of VLSI Circuits. Addison-Wesley, 1985.
4. M. Hurtado. Structure and Performance of Asymptotically Bistable Dynamical Systems. PhD thesis, Sever Institute, Washington University, Saint Louis, MO, 1975.
5. M. B. Josephs and J. T. Yantchev. CMOS design of the tree arbiter element. IEEE Transactions on VLSI Systems, 4(4):472-476, Dec. 1996.
6. L. Marino. General theory of metastable operation. IEEE Transactions on Computers, C-30(2):107-115, Feb. 1981.
7. A. J. Martin. Programming in VLSI: From communicating processes to delay insensitive circuits. In C. Hoare, editor, University of Texas Year of Programming Institute on Concurrent Programming. Addison-Wesley, 1989.
8. M. Mendier and T. Stroup. Newtonian arbiters cannot be proven correct. Formal Methods in System Design, 3(3):233-257, Dec. 1993.
9. I. Mitchell and M. Greenstreet. Proving newtonian arbiters correct, almost surely. In Proceedings of the Third Workshop on Designing Correct Circuits, Båstad, Sweden, Sept. 1996.
10. T. Ono-Tesfaye, C. Kern, and M. R. Greenstreet. Verifying a self-timed divider. In Proceedings of the 1998 International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 146-158, 1998.
11. A. P. Ravn and J. Staunstrup. Synchronized Transitions. Technical Report DAIMI PM-219, Computer Science Department, Aarhus University, Århus, Denmark, Jan. 1987.
12. F. U. Rosenberger, C. E. Molnar, et al. Q-Modules: internally clocked delay-insensitive modules. IEEE Transactions on Computers, 37(9): 1005-1018, Sept. 1988.
13. C. L. Seitz. System timing. In Introduction to VLSI Systems (Carver Mead and Lynn Conway), chapter 7, pages 218-262. Addison Wesley, 1979.
14. R. F. Sproull, I. E. Sutherland, and C. E. Molnar. The counterflow pipeline processor architecture. IEEE Design and Test, 11(3):48-59, Fall 1994.
15. J. Staunstrup and N. Mellergaard. Localized verification of modular designs. Formal Methods in System Design, 6:295-320, 1995.
16. I. E. Sutherland. Micropipelines. Communications of the ACM, 32(6): 720-738, June 1989. Turing Award lecture.
17. T. Verhoeff. Encyclopedia of delay-insensitive circuits, 1998.