A fast, asP*, RGD arbiter

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 1999, Pages 173-185

  Greenstreet, Mark R ^a   Ono Tesfaye, Tarik ^a  

^a NONE

Author keywords

[No Author keywords available]

Indexed keywords

CMOS PROCESSS; HIGH-PERFORMANCE DESIGN; HIGH-THROUGHPUT; LOGIC DELAYS; LOW-LATENCY; MAXIMUM THROUGH-PUT; METASTABILITIES; OPTIMIZING PERFORMANCE; PERFORMANCE-DRIVEN; SPICE SIMULATIONS;

CMOS INTEGRATED CIRCUITS;

DESIGN;

EID: 0011714344     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1999.761532     Document Type: Conference Paper

References (31)

1. R. Alur, T. Henzinger, F. Mang, S. Qadeer, S. Raja-mani, and S. Tasiran. MOCHA: modularity in model checking. In A. Hu and M. Vardi, editors, CAV 98: Computer-aided Verification, Lecture Notes in Computer Science 1427, pages 521-525. Springer-Verlag, 1998.
2. W. Belluomini and C. J. Myers. Verification of timed systems using posets. In Proceedings of the Tenth Conference on Computer Aided Verification. Springer, June 1998.
3. S. M. Burns. Performance Analysis and Optimization of Asynchronous Circuits. PhD thesis, Computer Science Department, California Institute of Technology, Pasadena, CA, Jan. 1991. Tech. Report Caltech-CS-TR-91-01.
4. T. Chaney and C. Molnar. Anomalous behavior of synchronizer and arbiter circuits. IEEE Transactions on Computers, C-22(4):421-422, Apr. 1973.
5. S. B. Furber, J. D. Garside, S. Temple, J. Liu, P. Day, and N. Paver. AMULET2e: An asynchronous embedded controller. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 290-299. IEEE Computer Society Press, Apr. 1997.
6. M. R. Greenstreet and P. Cahoon. How fast will the flip flop? In Proceedings of the 1994 International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 77-86, Salt Lake City, Nov. 1994. IEEE Computer Society Press.
7. M. R. Greenstreet and T. Ono-Tesfaye. Verifying a self-timed divider. In Proceedings of the 1998 International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1998.
8. M. R. Greenstreet and K. Steiglitz. Bubbles can make self-timed pipelines fast. Journal of VLSI and Signal Processing, 2(3):139-148, Nov. 1990.
9. J. H. Hohl, W. R. Larsen, and L. C. Schooley. Prediction of error probabilities for integrated digital synchronizers. IEEE Journal of Solid-State Circuits, SC-19(2):236-244, Apr. 1984.
10. J. U. Horstmann, H. W. Eichel, and R. L. Coats. Metatstability behavior of cmos asic flip-flops in theory and test. IEEE Journal of Solid-State Circuits, 24(1): 146-157, Feb. 1989.
11. H. Hulgaard, S. M. Burns, T. Amon, and G. Borriello. An algorithm for exact bounds on the time separation of events in concurrent systems. IEEE Transactions on Computers, 44(11):1306-1317, Nov. 1995.
12. M. Hurtado. Structure and Performance of Asymptotically Bistable Dynamical Systems. PhD thesis, Sever Institute, Washington University, Saint Louis, MO, 1975.
13. D. J. Kinniment, B. Gao, A. V. Yakovlev, and F. Xia. Toward asynchronous A-D conversion. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 206-215, 1998.
14. L. Marino. General theory of metastable operation. IEEE Transactions on Computers, C-30(2):107-115, Feb. 1981.
15. A. J. Martin. Programming in VLSI: From communicating processes to delay insensitive circuits. In C. Hoare, editor, University of Texas Year of Programming Institute on Concurrent Programming. Addison-Wesley, 1989.
16. A. J. Martin, S. M. Burns, et al. The design of an asynchronous microprocessor. In Proceedings of the Conference on Advanced Research in VLSI, Caltech, 1989.
17. M. Mendier and T. Stroup. Newtonian arbiters cannot be proven correct. Formal Methods in System Design, 3(3):233-257, Dec. 1993.
18. I. Mitchell and M. Greenstreet. Proving newtonian arbiters correct, almost surely. In Proceedings of the Third Workshop on Designing Correct Circuits, Båstad, Sweden, Sept. 1996.
19. C. Molnar. Arbiters in the Sproull Counterflow Pipeline Processor. Invited lecture at 1994 Symposium on Advanced Research in Asynchronous Circuits and Systems, Nov. 1994.
20. C. E. Molnar, I. W. Jones, B. Coates, and J. Lexau. A FIFO ring oscillator performance experiment. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 279-289. IEEE Computer Society Press, Apr. 1997.
21. P. B. Pang and M. R. Greenstreet. Self-timed meshes are faster than synchronous. In Proceedings of the 1997 International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 30-39. IEEE, Apr. 1997.
22. J. N. Seizovic. Pipeline synchronization. In Proceedings of the 1994 International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 87-96. IEEE Computer Society Press, 1994.
23. J. Sparsø and J. Staunstrup. Delay-insensitive multiring structures. INTEGRATION, 15(3):313-340, Oct. 1993.
24. R. F. Sproull, I. E. Sutherland, and C. E. Molnar. The counterflow pipeline processor architecture. IEEE Design and Test, 11(3):48-59, Fall 1994.
25. S. Taşiran and R. K. Brayton. STARI: A case study in compositional and hierarchical timing verification. In Proceedings of the Ninth Conference on Computer Aided Verification, pages 191-201, Haifa, Israel, June 1997. Springer. LNCS 1254.
26. L. Thiele. On the analysis and optimization of self-timed processor arrays. INTEGRATION, 12(2):167-187, Dec. 1991.
27. J. T. Udding. Classification and Composition of Delay-Insensitive Circuits. PhD thesis, Eindhoven University of Technology, 1984.
28. T. E. Williams. Self-Timed Rings and their Application to Division. PhD thesis, Stanford University, May 1991.
29. T. E. Williams. Analyzing and improving latency and throughput in self-timed pipelines and rings. In TAU 1992 ACM International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems, Princeton, NJ, Mar. 1992.
30. A. Xie and P. A. Beerel. Symbolic techniques for performance analysis of timed systems based on average time separation of events. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 64-75. IEEE Computer Society Press, Apr. 1997.
31. A. Xie and P. A. Beerel. Accelerating Markovian analysis of asynchronous systems using string-based state compression. In Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pages 247-260, 1998.