III-V/Ge CMOS technologies on Si platform

Digest of Technical Papers - Symposium on VLSI Technology

Volumn , Issue , 2010, Pages 147-148

  Takagi, S ^a   Takenaka, M ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; CRITICAL ISSUES; FUNCTIONAL DEVICES; HETEROGENEOUS INTEGRATION; HIGH SPEED; POSSIBLE SOLUTIONS;

CMOS INTEGRATED CIRCUITS;

EID: 77957870906     PISSN: 07431562     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIT.2010.5556205     Document Type: Conference Paper

References (20)

1. S. Takagi et al., Solid-State Electron. 51 (2007) 526;.
2. S. Takagi et al., TED 55 (2008) 21.
3. S. Nakaharai et al., APL 83 (2003) 3516.
4. S. Dissanayake et al., Thin Solid Films, 517 (2008) 178.
5. S. Dissanayake et al., SSDM (2009)14.
6. S. Dissanayake et al., APEX 3(2010).
7. S. Takagi et al., Microelectronic. Eng. 84 (2007) 2314.
8. K. Kita et al., JJAP Part 1 47 (2008) 2349.
9. H. Matsubara et al., APL 93 (2008) 032104;.
10. T. Sasada et al., JAP 106 (2009) 073716.
11. Y. Nakakita et al., IEDM (2008) 877.
12. K. Morii et al., IEDM, (2009)681.
13. C. H. Lee et al., IEDM (2009)457.
14. T. Hoshii et al., Phys. Stat. Sol. (c) 5(2008) 2733;.
15. M. Deura et al., J. Crystal Growth 310 (2008) 4768;.
16. M. Deura et al., APEX 2 (2009) 011101.
17. M. Yokoyama et al., VLSI symp. (2009) 242.
18. M. Yokoyama et al., APEX 2(2009)124501.
19. H. Ishii et al., APEX 2(2009)121101.
20. S. Kim et al., DRC (2009) 115.