Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS

Midwest Symposium on Circuits and Systems

Volumn , Issue , 2010, Pages 893-896

  Mesgarani, Ali ^a   Alam, Mustafa N ^a   Nelson, Fan Z ^a   Ay, Suat U ^a  

^a UNIVERSITY OF IDAHO   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG/MIXED-SIGNAL CIRCUITS; CIRCUIT BLOCKS; CMOS PROCESSS; CONTINUOUS-TIME CIRCUITS; CURRENT CONSUMPTION; FIGURE OF MERIT; INPUT SIGNAL; LEVEL SHIFTER; LOW POWER; LOW-VOLTAGE; MIXED-SIGNAL CIRCUITS; MOSFET TRANSISTORS; PMOS DEVICES; SAR ADC; STANDARD CMOS; SUBMICRON; SUPPLY VOLTAGES;

CMOS INTEGRATED CIRCUITS; OPERATIONAL AMPLIFIERS;

MOS DEVICES;

EID: 77956573273     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2010.5548658     Document Type: Conference Paper

References (15)

1. L. Chang, et. al," Practical strategies for power-efficient computing technologies," Proc. IEEE, vol. 98, no.2, pp. 215-236, Feb. 2010.
2. K. Bult, "Analog design in deep sub-micron CMOS," IEEE European Solid-State Circuits Conference, pp. 126 - 132, 19-21 Sept. 2000.
3. st Quarter, pp.29-31, 2001.
4. Y. Matsuya, and J. Yamada, "1 V power supply, 384 kS/s 10b A/D and D/A converters with swing-suppression noise shaping," in 1994 IEEE ISSCC Dig. Tech. Papers, pp. 192-193, Feb. 1994.
5. A. Abo, and P. Gray, "A 1.5-V, 10-bit, 14-MS/s CMOS pipeline analog-to-digital converter," IEEE JSSC, 34, pp.599-606, May 1999.
6. T. A. F. Duisters, and E. C. Dijkmans, "A -90-dB THD rail-to-rail input opamp using a new local charge pump in CMOS," IEEE J. Solid-StateCircuits, vol. 33, pp. 947-955, July 1998.
7. R.S.Pierre, "Low-power BiCMOS op amp with integrated current mode charge pump", IEEE J. Solid State Circuits, 35(7), pp1046-1050, 2000.
8. Lotfi, R.; et al "A 1-V MOSFET-only fully-differential dynamic comparator for use in low-voltage pipelined A/D converters," Int. Symp. on Signals Circuits and Systems, 2, pp.377-380, July 2003.
9. A. Baschirotto, and R. Castello, "A 1-V 1.8-MHz CMOS switched-opamp SC filter with rail-to-rail output swing," IEEE J. Solid-State Circuits, vol. 32, pp. 1979-1986, Dec. 1997.
10. Y. Berg, D. T. Wisland, and T. S. Lande, "Ultra low-voltage/low- power digital floating-gate circuits," IEEE Trans. Circuits and Systems-II, vol. 46, pp. 930-936, May 1999.
11. B. Blalock, et al, "Designing 1-V opamps using standard digital CMOS technology," IEEE Tran. CAS-II, vol.45, pp.769-780, July 1998.
12. Y.-C. Hung, and B.-D. Liu, "A low-voltage wide-input CMOS comparator for sensor application using back-gate technique", Biosensors and Bioelectronics, Vol. 20, no.1, pp.53-59, 30 July 2004.
13. P. E. Allen, and D. R. Holberg, CMOS Analog Circuit Design, 2nd Ed., Oxford University Press, 2002.
14. IEEE-SA Standards Board," IEEE Standard for Terminology and Test Methods for A/D Converters," IEEE std 1241-2000, 2001J.
15. J. Craninckx and G. van der Plas, "A 65fJ/conversion-step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS," ISSCC Dig. Tech. Papers, pp. 246-247, Feb. 2007.