A 1-V MOSFET-only fully-differential dynamic comparator for use in low-voltage pipelined A/D converters

SCS 2003 - International Symposium on Signals, Circuits and Systems, Proceedings

Volumn 2, Issue , 2003, Pages 377-380

  Lotfi, R ^a   Taherzadeh Sani, M ^a   Azizi, M Y ^a   Shoaei, O ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CLOCKS; CMOS INTEGRATED CIRCUITS; MOSFET DEVICES; VOLTAGE DIVIDERS;

DYNAMIC COMPARATORS; DYNAMIC POWER CONSUMPTION; FULLY DIFFERENTIAL; HSPICE SIMULATIONS; INTEGRATED APPLICATIONS; LOW POWER COMPARATOR; PIPELINED A/D CONVERTERS; RAIL-TO-RAIL INPUT;

COMPARATORS (OPTICAL);

EID: 79952075330     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SCS.2003.1227068     Document Type: Conference Paper

References (6)

1. B. Razavi, B. Wooley, "Design Techniques for high-speed high-resolution comparators," IEEE journal of solid-slate circuits, pp. 1916-26, Dec. 1992.
2. C. Fayomi, et.al, "Low-power/low-voltage high-speed CMOS differential CMOS track and latch comparator with rail-to-rail input," in proceedings of ISCAS 2000, vol.V. pp. 653-56.
3. T.Cho, P.R.Gray, "A 10 bit 20Msamples/s, 35 mW pipeline A/D converter, " IEEE journal of solid-state circuits, pp. 166-172, Mar. 1995.
4. L. Sumanen, et.al, "CMOS Dynamic Comparators for Pipelined A/D Converter," in proceedings of ISCAS 2002, vol.V. pp. 157-60.
5. L. Sumanen, et.al, "A Mismatch in-sensitive CMOS Dynamic Comparators for Pipelined A/D Converter," in proceedings of ICECS'00, pp. I-32-35.
6. M.Waltari, K. Halonen, "1-V 9-bit pipelined switched-opamp ADC," IEEE journal of solid-state circuits, pp. 129-134, Jan. 2001.