Error control integration scheme for reliable NoC

ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems

Volumn , Issue , 2010, Pages 3893-3896

  Yu, Qiaoyan ^a   Zhang, Bo ^a   Li, Yan ^a   Ampadu, Paul ^a  

^a University of Rochester   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR CONTROL; ERROR CORRECTION CODING; HIGH NOISE; LINK ERRORS; LINK TRANSMISSION; NETWORK SATURATION; NOISE TOLERANCE; OPERATION TIME; ROUTER BUFFER; SIMULATION RESULT; TOTAL COMPUTATION TIME;

FABRICS;

ROUTERS;

EID: 77956009450     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2010.5537694     Document Type: Conference Paper

References (16)

1. L. Benini and G. De Micheli, "Networks on chips: a new SoC paradigm," Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
2. C. Constantinescu, "Trends and challenges in VLSI circuit reliability", IEEE Micro, vol. 23, no.4, pp. 14-19, 2003.
3. R. Marculescu, "Networks-on-chip: The quest for on-chip fault-tolerant communication," in Proc. ISVLSI'03, pp. 8-12, Feb. 2003.
4. Salminen, E. Kulmala, A. and Hämäläinen, T. D.: 'Survey of networkon- chip proposals', White paper, OCP-IP, pp. 13, Mar. 2008.
5. D. Bertozzi, L. Benini, and G. De Micheli, "Error control scheme for on-chip communication links: the energy-reliability tradeoff", IEEE TCAD, vol. 24, no.6, pp. 818-831, Jun. 2005.
6. S. R. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework," IEEE Trans.s on Very Large Scale Integration (VLSI) Systems, vol.13, pp.655-667, Jun. 2005.
7. S. Murali, et al., "Analysis of error recovery schemes for networks on chips," IEEE Design & Test of Computer, vol. 22, pp. 434-442, 2005.
8. A. Ganguly, et t., "Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding," J. Electronic Testing, vol. 24, no.1, pp. 67-81, 2008.
9. B. Fu and P. Ampadu, "On hamming product codes with type-II hybrid ARQ for on-chip interconnects," IEEE Trans. on Circuits and Syst. I, vol. 56, no. 9, pp. 2042-2054, Sept. 2009
10. A. Dutta and N. A. Touba, "Reliable Network-on-Chip using a low cost unequal error protection code," in Proc. DFT'07, pp. 3-11, 2007.
11. Q. Yu and P. Ampadu, "Adaptive error control for NoC switch-toswitch links in a variable noise environment," in Proc. DFT'08, pp. 352-360, Oct. 2008.
12. K. Namba and E. Fujiwara, "Unequal error protection codes with twolevel burst and bit error correcting capability," in Proc. DFT'98, pp. 1313-1325, Oct. 1998.
13. S. Vangal, et al., "An 80-tile sub-100-W TeraFLOPS processor in 65- nm CMOS," IEEE Journal of Solid-State Circuits, vol. 43, no. 1, pp.29-41, 2008.
14. G. De Micheli and L. Benini, 'Networks On Chips', Morgan Kaufmann, 2007.
15. J. Bahn, J. Yang and N. Bagherzadeh, "Parallel FFT algorithms on Network-on-Chips," in Proc. ITNG'08, pp. 1087-1093, 2008.
16. M. Fazeli, A. Namazi and S. G. Miremadi, "An energy efficient circuit level technique to protect register file from MBUs and SETs in embedded processors," in Proc. DSN'09, pp. 195-204, Jun.-Jul. 2009.