Reliable network-on-chip using a low cost unequal error protection code

Proceedings - IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems

Volumn , Issue , 2007, Pages 3-11

  Dutta, Avijit ^a   Touba, Nur A ^a  

^a The University of Texas at Austin   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ERROR CORRECTING CODE; ERROR CORRECTION CAPABILITY; POWER CONSTRAINTS; PROCESS TECHNOLOGIES; ROUTING STRATEGIES; SINGLE EVENT UPSETS; UNEQUAL ERROR PROTECTIONS; UNEQUAL PROTECTION;

DIGITAL STORAGE; ERROR CORRECTION; SERVERS; VLSI CIRCUITS;

FAULT TOLERANCE;

EID: 72849125108     PISSN: 15505774     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DFT.2007.20     Document Type: Conference Paper

References (18)

1. Abramson N.M., "A Class of Systematic Codes for Non-Independent Errors", Proc.IRE Trans.on Information Theory, Vol.IT-5, pp.150-157, Dec.1959.
2. Bertozzi, D.L.Benini, G.De Micheli, "Low power error resilient encoding for on-chip data buses", Proc.of Design Automation and Test in Europe Conference and Exhibition, pp.102-109, 2002.
3. Bodnar, L.and G.Chapelle,"A single error correctiondouble burst error detection code", Proc.of Asilomar Conference on Signals, Systems and Computers, Vol.1, pp.1118-1121, 2003.
4. Frantz, A.P., F.L.Kastensmidt, L.Carro, and E.Cota, "Exploiting ECC redundancy to minimize crosstalk impact", Proc.of 19th Annual Symposium On Integrated Circuits and Systems Design, pp.202-207, 2006
5. Fujiwara, E., T.Ritthongpitak and M.Kitami,"Optimal Two-Level Unequal Error Control Codes for Computer Systems", IEEE Trans.on Computers, Vol.47, No.12, pp.1313-1325, Dec.1998.
6. Hayashu, T., and E.Fujiwara,"Bit and Byte Error Protection Codes with Two Protection Levels," Trans.IEICEA, Vol.J83-A, No.2, pp.196-207, 2000.
7. Kastensmidt, F., L.Carro, R.Reis, Fault-Tolerance Techniques for SRAM-based FPGAs, Series: Frontiers in Electronic Testing, Springer, Vol.32, pp.180-185, 2006.
8. Krewell.,"Multicore Showdown", Microprocessor Report, Vol.19, pp.41-45,2005.
9. Lajolo, M.; "Bus guardians: an effective solution for online detection and correction of faults affecting system-on-chip buses", IEEE Trans.on Very Large Scale Integration (VLSI) Systems, Vol.9, Iss.6, pp.974-982, 2001.
10. Maiz, J., S.Hareland, K.Zhang, and P.Armstrong, "Characterization of Multibit Soft Error Events in Advanced SRAMs", Proc.of IEEE Int'l Electronic Device Meeting, pp.519-522, Dec.2003.
11. Makihara, A., et al., "Analysis of Single-Ion Multiple-Bit Upset in High-Density DRAMS", Proc.IEEE Trans.on Nuclear Science, Vol.47, No.6, Dec.2000.
12. Masnick, B., and J.K.Wolf, "On Linear Unequal Error Protection Codes," IEEE Trans.Inf.Theory, Vol.IT-13, No.4, pp.600-607, Oct.1967.
13. Morelos-Zaragoza, R.H., and S.Lin," On a Class of Optimal Nonbinary Linear Unequal-Error-Protection Codes for Two Sets of Messages," IEEE Trans.Inf.Theory, Vol.IT-40, No.1, pp.196-200, Jan.1994.
14. Namba, K., and E.Fujiwara,"Unequal Error Protection Codes with Two-Level Burst and Bit Error Correcting Capability", IEEE International Symposium on Defect and Fault Tolerances, Vol.47, No.12, pp.1313-1325, Dec.1998.
15. Nicolaidis, M, "Design for soft error mitigation IEEE Trans.On Device and Materials Reliability, Vol.5, Iss.3, Pp.405-418, Sept.2005.
16. Nieuwland, A.K.; A.Katoch, D.Rossi, C.Metra, "Coding techniques for low switching noise in fault tolerant busses", Proc.of IEEE International On-Line Testing Symposium, pp.183-189, 2005.
17. Park, D., C.Nicopoulos, J.Kim, N.Vijaykrishnan, and C.R.Das, " Exploring Fault-Tolerant Network-on-Chip Architectures", Proc.of International Conference on Dependable systems and Networks (DSN 06), pp.93-104, 2006.
18. Rossi, D., C.Metra, A.K.Nieuwland, and A.Katoch, "Exploiting ECC redundancy to minimize crosstalk impact", IEEE Design and Test of Computers, Vol.22, Iss.1, pp.59-70, Jan 2005.