Practical symmetric key cryptography on modern graphics hardware

Proceedings of the 17th USENIX Security Symposium

Volumn , Issue , 2008, Pages 195-209

  Harrison, Owen ^a   Waldron, John ^a  

^a TRINITY COLLEGE DUBLIN   (Ireland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER GRAPHICS EQUIPMENT; GRAPHICS PROCESSING UNIT; PROGRAM PROCESSORS; SECURITY OF DATA;

APPLICATION-ORIENTED; ENCRYPTION MODE; GENERAL STRUCTURES; GPU IMPLEMENTATION; GRAPHICS HARDWARE; GRAPHICS PROCESSOR; SPEED IMPROVEMENT; SYMMETRIC KEY CRYPTOGRAPHY;

CRYPTOGRAPHY;

EID: 68949216895     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. Nvidia Corporation,”CUDA”, http://developer.nvidia.com/object/cuda.html
2. ATI Corporation, ATI CTM Guide, http://ati.amd.com/companyinfo/researcher/ documents/ATI_CTM_Guide.pdf
3. AMD Corporation,”Accelerated Proccessing Unit (Sift)”, company reference available online at - http://download.amd.com/Corporate/ MarioRivasDec2007AMDAnalystDay.pdf
4. O. ARB, D. Shreiner, M. Woo, J. Neider, T. Davis. OpenGL Programming Guide: The Official Guide to Learning OpenGL. Version 2. 2005.
5. Microsoft,”Direct X Technology”, http://msdn.microsoft.com/directx/
6. Sarah Tariq, Nvidia Corporation, DirectX10 Effects. Siggraph06, Boston, USA, August 2006.
7. D. Cook, J. Ioannidis, A. Keromytis and J. Luck,”CryptoGraphics: Secret Key Cryptography Using Graphics Cards”. RSA Conference, Cryptographer’s Track (CT-RSA), February 2005.
8. O. Harrison, J. Waldron,”AES Encryption Implementation and Analysis on Commodity Graphics Processing Units”. 9th Workshop on Cryptographic Hardware and Embedded Systems (CHES 2007), Vienna, Austria, September 10 - 13, 2007. LNCS, Volume 4727/2007, Pages 209-226.
9. J. Yang, J. Goodman,”Symmetric Key Cryptography on Modern Graphics Hardware”. ASIACRYPT 2007: 249-264
10. A. Moss, D. Page, N. Smart,”Toward Acceleration of RSA Using 3D Graphics Hardware”. Cryptography and Coding 2007, pp. 369388
11. A. Satoh, S. Morioka, K. Takano, S. Munetoh,”A Compact Rijndael Hardware Architecture with S-Box Optimization”. ASIACRYPT 2001, LNCS 2248, pp. 239-254, 2001.
12. J. Wolkerstorfer, E. Oswald, M. Lamberger,”An ASIC Implementation of the AES Sboxes”. RSA Conference 02, San Jose, CA, February 2002.
13. A.Hodjat, D. Hwang, B. Lai, K. Tiri, I. Verbauwhede, A 3.84 Gbits/s AES crypto coprocessor with modes of operation in a 0.18-um CMOS Technology. Proceedings of the 15th ACM Great Lakes Symposium on VLSI 2005, pages 60–63. April, 2005.
14. M. McLoone, J. McCanny,”High Performance Single Chip FPGA Rijndael Algorithm Implementations”. Workshop on Cryptographic Hardware and Embedded Systems, Paris, 2001.
15. A. Elbirt, W. Yip, B. Chetwynd, C. Paar,”An FPGA-based performance evaluation of the AES block cipher candidate algorithm finalists”. IEEE Trans. of VLSI Systems, 9.4, pages.545-557, August 2001.
16. N. Costigan, M. Scott.”Accelerating SSL Using the Vector Processors in IBM’s Cell Broadband Engine for Sony’s Playstation 3”, Cryptology ePrint Archive, Report 2007/061, 2007.
17. J. Daemen, V. Rijmen, The Rijndael Block Cipher, http://csrc.nist.gov/CryptoToolkit/aes/rijndael/, September 1999.
18. AMD 64 AES Benchmarks, http://www.cryptopp.com/benchmarks-amd64.html
19. A. Keromytis, J. Wright, T. de Raadt,”The Design of the OpenBSD Cryptographic Framework”, In Proceedings of the USENIX Annual Technical Conference, June 2003.
20. M. Matsui,”How Far Can We Go on the x64 Processors?”, Fast Software Encryption - FSE 2006, LNCS volume 4047, pages 341-358. Springer-Verlag, 2006.