Cache based remote timing attack on the AES

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4377 LNCS, Issue , 2007, Pages 271-286

  Acıiçmez, Onur ^a   Schindler, Werner ^b   Koç, Çetin K ^a,c  

^a Oregon State University   (United States)

^b Federal Office for Information Security   (Germany)

^c ISTANBUL COMMERCE UNIVERSITY   (Turkey)

Author keywords

AES; Cache attack; Remote attack; Side channel analysis; Timing analysis

Indexed keywords

TIMING CIRCUITS;

CACHE ATTACK; REMOTE ATTACKS; SECRET KEY; SIDE-CHANNEL ANALYSIS; SIMULTANEOUS MULTI-THREADING; TIMING ANALYSIS;

SIDE CHANNEL ATTACK;

EID: 85022027006     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11967668_18     Document Type: Conference Paper

References (28)

1. O. Acıiçmez, W. Schindler, Ç. K. Koç. Improving Brumley and Boneh Timing Attack on Unprotected SSL Implementations. ACM CCS’05, C. Meadows, P. Syverson, editors, 139-146, Virginia, 2005.
2. O. Acıiçmez and Ç. K. Koç. Trace-Driven Cache Attacks on AES. Cryptology ePrint Archive, Report 2006/138, 2006. Available at: http://eprint.iacr.org/2006/138
3. O. Acıiçmez, Ç. K. Koç, and J.-P. Seifert. Predicting Secret Keys via Branch Prediction. Topics in Cryptology - CT-RSA 2007, The Cryptographers’ Track at the RSA Conference 2007, to appear.
4. D. Agrawal, B. Archambeault, J. R. Rao, P. Rohatgi. The EM Side-Channel(s). CHES’02, B. S. Kaliski, Ç. K. Koç and C. Paar, editors, 29-45, Springer, LNCS 2523, Berlin 2003.
5. D. J. Bernstein. Cache-timing attacks on AES. April, 2005. Available at: http://cr.yp.to/antiforgery/cachetiming-20050414.pdf
6. G. Bertoni, V. Zaccaria, L. Breveglieri, M. Monchiero, G. Palermo. AES Power Attack Based on Induced Cache Miss and Countermeasure. ITCC’05, 586 - 591, IEEE Computer Society, 2005.
7. D. Bleichenbacher. Chosen Ciphertext Attacks Against Protocols Based on the RSA Encryption Standard PKCS #1. CRYPTO 98, H. Krawczyk, editor, 1-12, Springer, LNCS 1462, Berlin 1998.
8. J. Bonneau and I. Mironov. Cache-Collision Timing Attacks against AES. CHES’06, Springer, LNCS, Berlin 2006.
9. E. Brickell, G. Graunke, M. Neve, J.-P. Seifert. Software mitigations to hedge AES against cache-based software side channel vulnerabilities. Cryptology ePrint Archive, Report 2006/052, 2006. Available at: http://eprint.iacr.org/2006/052
10. th Usenix Security Symposium, 1-14, 2003.
11. J. Daemen, V. Rijmen. “The Design of Rijndael”. Springer, Berlin 2001.
12. rd edition, revised printing, Wiley, New York 1970.
13. K. Gandolfi, C. Mourtel, F. Olivier. Electromagnetic Analysis: Concrete Results. CHES’01, Ç. K. Koç, D. Naccache, and C. Paar, editors, 251-261, Springer, LNCS 2162, Berlin 2001.
14. J. Kelsey, B. Schneier, D. Wagner, C. Hall. Side Channel Cryptanalysis of Product Ciphers. Journal of Computer Security, vol.8, 141-158, 2000.
15. P. C. Kocher. Timing Attacks on Implementations of Diffie–Hellman, RSA, DSS, and Other Systems. CRYPTO ’96, N. Koblitz, editor, 104-113, Springer, LNCS 1109, Berlin 1996.
16. P. C. Kocher, J. Jaffe, B. Jun. Differential Power Analysis. CRYPTO ’99, M. Wiener, editor, 388-397, Springer, LNCS 1666, Berlin 1999.
17. C. Lauradoux. Collision attacks on processors with cache and countermeasures. WEWoRC’05, C. Wolf, S. Lucks, and P.-W. Yau, editors, 76-85, Kllen, LNI P-74, Bonn 2005.
18. M. Neve, J.-P. Seifert, Z. Wang. A refined look at Bernstein’s AES side-channel analysis. ASIA CCS’06, 369-369, ACM Press, 2006.
19. M. Neve and J.-P. Seifert. Advances on Access-driven Cache Attacks on AES. SAC’06, E. Biham, A. Youssef, editors, to appear.
20. D. A. Osvik, A. Shamir, and E. Tromer. Cache Attacks and Countermeasures: The Case of AES. CT-RSA’06, D. Pointcheval, editor, 1-20, Springer, LNCS 3860, Berlin 2006.
21. D. Page. Theoretical Use of Cache Memory as a Cryptanalytic Side-Channel. Technical Report CSTR-02-003, Department of Computer Science, University of Bristol, June 2002.
22. D. Page. Defending Against Cache Based Side-Channel Attacks. Technical Report. Department of Computer Science, University of Bristol, 2003.
23. D. Page. Partitioned Cache Architecture as a Side Channel Defence Mechanism. Cryptography ePrint Archive, Report 2005/280, 2005. Available at: http://eprint.iacr.org/2005/280
24. C. Percival. Cache missing for fun and profit. BSDCan’05, Ottawa, 2005. Available at: http://www.daemonology.net/hyperthreading-considered-harmful/
25. W. Schindler: On the Optimization of Side-Channel Attacks by Advanced Stochastic Methods, PKC ’05, S. Vaudenay, editor, 85–103, Springer, LNCS 3386, Berlin 2005.
26. Y. Tsunoo, E. Tsujihara, K. Minematsu, H. Miyauchi. Cryptanalysis of Block Ciphers Implemented on Computers with Cache. ISITA’02, 803-806, IEEE Information Theory Society, 2002.
27. Y. Tsunoo, T. Saito, T. Suzaki, M. Shigeri, H. Miyauchi. Cryptanalysis of DES Implemented on Computers with Cache. CHES’03, C. D. Walter, Ç. K. Koç, and C. Paar, editors, 62-76, Springer, LNCS 2779, Berlin 2003.
28. Y. Tsunoo, E. Tsujihara, M. Shigeri, H. Kubo, K. Minematsu. Improving cache attacks by considering cipher structure. International Journal of Information Security, February 2006.