New cache designs for thwarting software cache-based side channel attacks

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 494-505

  Wang, Zhenghong ^a   Lee, Ruby B ^a  

^a Princeton University   (United States)

Author keywords

Cache; Computer architecture; Processor; Security; Side channel; Timing attacks

Indexed keywords

CHANNEL ATTACKS; EMBEDDED CRYPTOGRAPHIC DEVICES; TIMING ATTACKS;

COMPUTATIONAL METHODS; EMBEDDED SYSTEMS; PERSONAL COMPUTERS; PROGRAM PROCESSORS; PUBLIC KEY CRYPTOGRAPHY; SECURITY OF DATA;

CACHE MEMORY;

EID: 35348816106     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250723     Document Type: Conference Paper

References (19)

1. E. Biham and A. Shamir, "Differential Cryptanalysis of DES-like Cryptosystems", Journal of Cryptology, vol. 4, no. 1, pp.3-72, 1991.
2. M. Matsui, "Linear Cryptanalysis Method for DES Cipher", Advances in Cryptology - EUROCRYPT'93 (Lecture Notes in Computer Science no. 765), Springer-Verlag, pp. 386-397, 1994.
3. Paul Kocher, Ruby B. Lee, Gary McGraw, Anand Raghunathan, and Srivaths Ravi, Security as a New Dimension in Embedded System Design, Proceedings of the Design Automation Conference (DAC), pp. 753-760, June 2004.
4. C. Kocher, J. Jaffe, and B. Jun. Differential power analysis, Advances in Cryptology - CRYPTO'99, vol. 1666 of Lecture Notes in Computer Science, pp. 388-397,1999.
5. DJ. Bernstein, "Cache-timing Attacks on AES," available at: http://cr.yp.to/antiforgery/cachetiming-20050414.pdf
6. C. Percival, "Cache Missing for Fun and Profit," available at: http://www.daemonology.net/papers/htt.pdf
7. D. A. Osvik, A. Shamir and E. Tromer, "Cache attacks and Countermeasures: the Case of AES", Cryptology ePrint Archive, Report 2005/271, 2005.
8. Michael Neve and Jean-Pierre Seifert. Advances on access-driven cache attacks on AES. In SAC'06, to appear.
9. Ernie Brickell and Gary Graunke and Michael Neve and Jean-Pierre Seifert. Software mitigations to hedge AES against cache-based software side channel vulnerabilities. IACR ePrint Archive, Report 2006/052, Feb 2006.
10. P. Shivakumar and N. Jouppi. Cacti 3.0: An integrated cache timing, power, and area model. Technical Report, COMPAQ Western Research Lab, 2001.
11. T. Cover and J. Thomas, "Elements of Information Theory," John Wiley & Sons Inc., New York, 1991.
12. M-Sim v2.0, http://www.cs.binghamton.edu/~jsharke/m-sim/
13. Wei-Ming Hu, "Lattice scheduling and covert channels," IEEE Symposium on Security and Privacy, pp. 52-61, 1992.
14. Daniel Page, Theoretical use of cache memory as a cryptanalytic side-channel, Technical Report CSTR-02-003, Department of Computer Science, University of Bristol, 2002.
15. Yukiyasu Tsunoo, Etsuko Tsujihara, Kazuhiko Minematsu, Hiroshi Miyauchi, "Cryptanalysis of block ciphers implemented on computers with cache," Proc. International Symposium on Information Theory and its Applications, pp.803-806, 2002.
16. Yukiyasu Tsunoo, Teruo Saito, Tomoyasu Suzaki, Maki Shigeri, Hiroshi Miyauchi, "Cryptanalysis of DES implemented on computers with cache," Proc. CHES 2003, LNCS 2779, 62-76, 2003.
17. Onur Aciçmez, Werner Schindler, and Çetin Kaya Koç, Cache Based Remote Timing Attack on the AES, to appear in RSA Conference 2007, Cryptographers' Track.
18. D. Page, "Partitioned Cache Architecture as a Side-Channel Defense Mechanism", Cryptology ePrint Archive, Report 2005/280, 2005.
19. X. Zhuang, T. Zhang, and S. Pande, "HIDE: an infrastructure for efficiently protecting information leakage on the address bus," ACM 11thInternational Conference on Architecture Support for Programming Language and Operating Systems, 2004.