Integrated circuit implementation of multi-dimensional piecewise-linear functions

Digital Signal Processing: A Review Journal

Volumn 20, Issue 6, 2010, Pages 1723-1732

  Di Federico, Martin ^a   Poggi, Tomaso ^b   Julián, Pedro ^a   Storace, Marco ^b  

^a UNIVERSIDAD NACIONAL DEL SUR   (Argentina)

^b UNIVERSITY OF GENOA   (Italy)

Author keywords

Embedded; Integrated circuit; Nonlinear circuit; Piecewise linear

Indexed keywords

INTEGRATED CIRCUITS; TIMING CIRCUITS;

EMBEDDED; EXTERNAL MEMORY; INTEGRATED CIRCUIT IMPLEMENTATION; MULTI DIMENSIONAL; NONLINEAR CIRCUIT; PIECEWISE LINEAR; PIECEWISE LINEAR FUNCTIONS; TIME VARYING INPUT;

PIECEWISE LINEAR TECHNIQUES;

EID: 77955421911     PISSN: 10512004     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.dsp.2010.02.007     Document Type: Article

References (23)

1. Special Issue on Sensor Networks and Applications IEEE Proc. 91 8 Aug. 2003
2. G.S.E.M.P. Kennedy, R. Rovatti, Chaotic Electronics in Telecommunications 2000 CRC Press Boca Raton
3. A. Bemporad, M. Morari, V. Dua, and E. Pistikopoulos The explicit linear quadratic regulator for constrained systems Automatica 38 1 2002 320
4. M. Storace, and F. Bizzarri Towards accurate PWL approximations of parameter-dependent nonlinear dynamical systems with equilibria and limit cycles IEEE Trans. Circuits Syst. I 54 3 March 2007 620 631
5. Z. Zhou, and G.L. Rue A 12-bit nonlinear DAC for direct digital frequency synthesis IEEE Trans. Circuits Syst. I 55 9 Oct. 2008 2459 2468
6. J. Langlois, and D. Al-Khalili Novel approach to the design of direct digital frequency synthesizers based on linear interpolation IEEE Trans. Circuits Syst. II 50 9 Sept. 2003 567 578
7. O. Hammi, F. Ghannouchi, S. Boumaiza, and B. Vassilakis A data-based nested LUT model for RF power amplifiers exhibiting memory effects IEEE Microwave Wireless Comp. Lett. 17 10 Oct. 2007 712 714
8. M. Vidal, D. Massicotte, A VLSI parallel architecture of a piecewise linear neural network for nonlinear channel equalization, in: Proceedings of the 16th IEEE Instrumentation and Measurement Technology Conference, vol. 3, 1999, pp. 1629-1634
9. M. Storace, and M. Parodi Towards analog implementations of PWL two-dimensional non-linear functions Int. J. Circuit Theory Appl. 33 2 Mar.-Apr. 2005 147-160
10. M. Parodi, M. Storace, and P. Julián Synthesis of multiport resistors with piecewise-linear characteristics: a mixed-signal architecture Int. J. Circuit Theory Appl. 33 4 Jul.-Aug. 2005 307 319
11. P. Julián, A. Desages, and O. Agamennoni High-level canonical piecewise linear representation using a simplicial partition IEEE Trans. Circuits Syst. I 46 4 Apr. 1999 463 480
12. P. Julián, A. Desages, and B. D'Amico Orthonormal high level canonical PWL functions with applications to model reduction IEEE Trans. Circuits Syst. I 47 5 May 2000 702 712
13. M. Storace, L. Repetto, and M. Parodi A method for the approximate synthesis of cellular non-linear networks - Part 1: Circuit definition Int. J. Circuit Theory Appl. 31 3 May-Jun. 2003 277 297
14. M. Di Federico, P. Julián, T. Poggi, M. Storace, A simplicial PWL integrated circuit realization, in: Proceedings of the 2007 IEEE International Symposium on Circuits and Systems (ISCAS'07), New Orleans, USA, May 2007, pp. 685-688
15. P. Julián, R. Dogaru, and L. Chua A piecewise-linear simplicial coupling cell for CNN gray-level image processing IEEE Trans. Circuits Syst. I 49 2002 904 913
16. R. Dogaru, P. Julián, L. Chua, and M. Glesner The simplicial neural cell and its mixed-signal circuit implementation: An efficient neural-network architecture for intelligent signal processing in portable multimedia applications IEEE Trans. Neural Networks 13 2002 995 1008
17. P. Mandolesi, P. Julian, and A. Andreou A scalable and programmable simplicial CNN digital pixel processor architecture IEEE Trans. Circuits Syst. I 51 5 May 2004 988 996
18. M. Chien, and E. Kuh Solving nonlinear resistive networks using piecewise-linear analysis and simplicial subdivision IEEE Trans. Circuits Syst. 24 1977 305 317
19. A. Boggiano, S. Delfitto, T. Poggi, M. Storace, FPGA implementation of a new scheme for the circuit realization of PWL functions, in: Proceedings of the European Conference on Circuit Theory and Design (ECCTD'07), Aug. 2007, pp. 874-877
20. M. Storace, and O. De Feo Piecewise-linear approximation of nonlinear dynamical systems IEEE Trans. Circuits Syst. I 51 4 Apr. 2004 830 842
21. R. Rovatti, C. Fantuzzi, and S. Simani High-speed DSP-based implementation of piecewise-affine and piecewise-quadratic fuzzy systems Signal Process. 80 2000 951 963
22. P. Echevarria, M. Martínez, J. Echanobe, I. del Campo, and J. Tarela Digital hardware implementation of high dimensional fuzzy systems Applications of Fuzzy Sets Theory Lecture Notes in Comput. Sci. 2007 Springer Berlin 245 252
23. T. Johansen, W. Jackson, R. Schreiber, and P. Tøndel Hardware synthesis of explicit model predictive controllers IEEE Trans. Control Syst. Technol. 15 1 Jan. 2007 191 197