Towards analog implementations of PWL two-dimensional non-linear functions

International Journal of Circuit Theory and Applications

Volumn 33, Issue 2, 2005, Pages 147-160

  Storace, Marco ^a   Parodi, Mauro ^a  

^a UNIVERSITY OF GENOA   (Italy)

Author keywords

CMOS circuits; Non linear circuit synthesis; PWL approximations

Indexed keywords

CIRCUIT THEORY; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; IMAGE PROCESSING; LINEAR EQUATIONS; NONLINEAR EQUATIONS; PARAMETER ESTIMATION; VECTOR QUANTIZATION;

CIRCUIT ARCHITECTURE; CMOS CIRCUITS; NONLINEAR CIRCUIT SYNTHESIS; PIECEWISE-LINEAR (PWL) APPROXIMATION;

APPROXIMATION THEORY;

EID: 15744385726     PISSN: 00989886     EISSN: None     Source Type: Journal    
DOI: 10.1002/cta.309     Document Type: Article

References (17)

1. Chua L. Device modeling via basic nonlinear circuit elements. IEEE Transactions on Circuits and Systems 1980; 27:1014-1044.
2. Storace M, Julián P, Parodi M. Synthesis of nonlinear multiport resistors: a PWL approach. IEEE Transactions on Circuits and Systems - I 2002; 49:1138-1149.
3. Storace M, Repetto L, Parodi M. A method for the approximate synthesis of cellular nonlinear networks - Part 1: Circuit definition. International Journal of Circuit Theory and Applications 2003; 31:277-297.
4. Repetto L, Storace M, Parodi M. A method for the approximate synthesis of cellular nonlinear networks - Part 2: Circuit reduction. International Journal of Circuit Theory and Applications 2003; 31:299-313.
5. Julián P, Desages A, Agamennoni O. High-level canonical piecewise linear representation using a simplicial partition. IEEE Transactions on Circuits and Systems - I 1999; 46:463-480.
6. Julián P, Desages A, D'Amico B. Orthonormal high level canonical PWL functions with applications to model reduction. IEEE Transactions on Circuits and Systems - I 2000; 47:702-712.
7. Julián P, Dogaru R, Chua L. A piecewise-linear simplicial coupling cell for CNN grey-level image processing. IEEE Transactions on Circuits and Systems - I 2002; 49:904-913.
8. Dogaru R, Julián P, Chua L, Glesner M. The simplicial neural cell and its mixed-signal circuit implementation: an efficient neural-network architecture for intelligent signal processing in portable multimedia applications. IEEE Transactions on Neural Networks 2002; 13:995-1008.
9. Serrano-Gotarredona T, Linares-Barranco B. Current-mode fully-programmable piece-wise-linear block for neuro-fuzzy applications. Electronics Letters 2002; 38:1165-1166.
10. Balsi M, Giuliani G. Current-mode programmable piecewise-linear neural synapses. International Journal of Circuit Theory and Applications 2003; 31:265-275.
11. Seevinck E, Vittoz E, du Plessis M, Joubert T, Beetge W. CMOS translinear circuits for minimum supply voltage. IEEE Transactions on Circuits and Systems - II 2000; 47:1560-1564.
12. Andreou A, Boahen K. Translinear circuits in subthreshold CMOS. Journal of Analog Integrated Circuits and Signal Processing 1996; 9:141-166.
13. Chien M, Kuh E. Solving nonlinear resistive networks using piecewise-linear analysis and simplicial subdivision. IEEE Transactions on Circuits and Systems 1977; 24:305-317.
14. Wilamowski B, Ferre-Pikal E, Kaynak O. Low power, current mode cmos circuits for synthesis of arbitrary nonlinear functions. In Proceedings of the 9th NASA Symposium on VLSI Design (Albuquerque, New Mexico). Institute of Radio Engineers, November 8-9, 2000; 7.3.1-7.3.8.
15. Tsividis Y. Operation and Modeling of the MOS Transistor. McGraw-Hill: New York, NY, 1988.
16. Kennedy M, Chua L. Hysteresis in electronic circuits: a circuit theorist's perspective. International Journal of Circuit Theory and Applications 1991; 19:471-515.
17. Parodi M, Storace M, Cincotti S. Static and dynamic hysteretic features in a pwl circuit. International Journal of Circuit Theory and Applications 1996; 24:183-199.