A 12-bit nonlinear DAC for direct digital frequency synthesis

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 9, 2008, Pages 2459-2468

  Zhou, Zhihi ^a,b   La Rue, George S ^c  

^a WASHINGTON STATE UNIVERSITY   (United States)

^b ADVANCED MICRO DEVICES   (United States)

^c Washington State University   (United States)

Author keywords

Direct digital frequency synthesizer (DDFS); Nonlinear DAC; Piece wise linear approximation

Indexed keywords

DIGITAL TO ANALOG CONVERSION; FREQUENCY SYNTHESIZERS; IONIZING RADIATION; PIECEWISE LINEAR TECHNIQUES;

CURRENT STEERING ARCHITECTURE; DIRECT DIGITAL FREQUENCY SYNTHESIS; DIRECT DIGITAL FREQUENCY SYNTHESIZER; HIGH-SPEED OPERATION; NON-LINEAR DIGITAL-TO-ANALOG CONVERTERS; NONLINEAR DAC; PIECEWISE LINEAR APPROXIMATIONS; SPURIOUS FREE DYNAMIC RANGE;

TABLE LOOKUP;

EID: 56349086657     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.920981     Document Type: Article

References (21)

1. J. Tierney, C. M. Rader, and B. Gold, "A digital frequency synthesizer," IEEE Trans. Audio Electroacoust., vol. 19, no. 1, pp. 48-57, Jan. 1971.
2. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," IEEE Trans. Ultrason., Ferroelectr. Freq. Contr. vol. 44, pp. 526-534, Mar. 1997.
3. A. Bellaouar, M. S. O'brecht, A. M. Fahim, and M. I. Elmasry, "Low-power direct digital frequency synthesis for wireless communications," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 385-390, Mar. 2000.
4. A. Yamagishi, M. Ishikawa, T. Tsukahara, and S. Date, "A 2-V, 2-GHz low power direct digital frequency synthesizer chip-set for wireless communication," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 210-217, Feb. 1998.
5. J. M. P. Langlois and D. Al-Khalili, "ROM size reduction with low processing cost for direct digital frequency synthesis," in Proc. IEEE Pacific Rim Conf. Commun., Comput. Signal Process., Aug. 2001, pp. 287-290.
6. A. M. Sodagar and G. R. Lahiji, "Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 12, pp. 1452-1457, Dec. 2000.
7. S. Liao and L. G. Chen, "A low-power low-voltage direct digital frequency synthesizer," in Proc. Int. Symp. VLSI Technol., Syst., Applicat., Jun. 1997, pp. 265-269.
8. B. D. Yang, J. H. Chois, and S. H. Han, "An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/A converter," IEEE J. Solid-State Circuits, vol. 39, no. 5, pp. 761-774, May 2004, ect..
9. S. Mortezapour and E. K. F. Lee, "Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1350-1359, Oct. 1999.
10. J. M. P. Langlois and D. Al-Khalili, "Novel approach to the design of direct digital frequency synthesizers based on linear interpolation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 567-578, Sep. 2003.
11. D. De, C. Caro, and A. G. M. Strollo, "High-performance direct digital frequency synthesizers using piecewise-polynomial approximation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 2, pp. 324-337, Feb. 2005.
12. Z. Zhou, I. Horowitz, and G. S. L. Rue, "Nonlinear DAC implementations in DDFS," in IEEE Workshop Microelectron. Electron Dev., 2004, pp. 124-125.
13. A. Ashrafi and R. Adhami, "Theoretical upperbound of the spurious-free dynamic range in direct digital frequency synthesizers realized by polynomial interpolation methods," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 54, no. 10, pp. 2252-2261, Oct. 2007.
14. A. Van den Bosch, M. A. F. Borremans, M. S. J. Steyaert, and W. Sansen, "A 10-bit 1 GSample/s Nyquist current-steering CMOS D/A converter," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 315-324, Mar. 2001.
15. J. Vankka, M. Waltari, M. Kosunen, and K. A. I. Halonen, "A direct digital synthesizer with an on-chip D/A-converter," IEEE J. Solid-State Circuits, vol. 33, no. 2, pp. 218-227, Feb. 1998.
16. A. Edman, A. Bjorklid, and I. Soderquist, "A 0.8 μm CMOS 350 MHz quadrature direct digital frequency synthesizer with integrated D/A converters," in Symp. VLSI Circuits Dig. Papers, Jun. 1998, pp. 54-55.
17. M. Kosunen, J. Vankka, M. Waltari, L. Sumanen, K. Koli, and K. Halonen, "A CMOS quadrature baseband frequency synthesizer/modulator," Analog Integr. Circuits Signal Process., vol. 18, pp. 55-67, Jan. 1999.
18. J. Jiang and E. K. F. Lee, "A low-power segmented nonlinear DAC-based direct digital frequency synthesizer," IEEE J. Solid-State Circuits vol. 37, no. 10, pp. 1326-1330, Oct. 2002.
19. A. N. Mohieldin, A. A. Emira, and E. Sanchez-Sinencio, "A 100-MHz 8-mW ROM-less quadrature direct digital frequency synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 10, pp. 1235-1243, Oct. 2002.
20. K. A. LaBel, A. H. Johnston, J. L. Barth, R. A. Reed, and C. E. Barnes, "Emerging radiation hardness assurance (RHA) issues: A NASA approach for space flight programs," IEEE Trans. Nucl. Sci., vol. 45, no. 12, pp. 2727-2736, Dec. 1998.
21. E. J. Daly, A. Hilgers, G. Drolshagen, and H. D. R. Evans, "Space environment analysis: Experience and trends," presented at the ESA 1996 Symp. Environment Modeling for Space-Based Applications, Noordwijk, The Netherlands, Sep. 1996.