Low-cost, customized and flexible SRAM MBIST engine

Proceedings of the 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2010

Volumn , Issue , 2010, Pages 382-387

  Van De Goor, Ad ^a,c   Jung, Christian ^b   Hamdioui, Said ^c   Gaydadjiev, Georgi ^c  

^a ComTex ^*  (Netherlands)

^b Micronas GmbH Freiburg   (Germany)

^c DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

8051 MICROCONTROLLERS; DESIGN TIME; ENGINEERING ASPECTS; ORTHOGONALITY; TEST ENGINEERING;

DESIGN;

ENGINEERING EXHIBITIONS;

EID: 77954947519     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DDECS.2010.5491749     Document Type: Conference Paper

References (15)

1. X. Du, N. Mukherjee, W.T Cheng and S.M Reddy, 'Full-speed field-programmable memory BIST architecture', Proc. of Int. Test Conference, pp. 1173-1182, 2005.
2. W. M. Zarrineh, C. Prunty, and Y. E. Hong, 'March Element Based BIST', Proc. of Int. Test Conference, 25-34, 1998.
3. Conroy, Z. and Richmond, G. and Xinli Gu and Eklow, B, 'A practical perspective on reducing ASIC NTFs', Proc. of Int. Test Conference, pp. 349, 2005.
4. Powell, T. and Kumar, A. Rayhawk, J. and Mukherjee, N, 'Chasing subtle embedded RAM defects for nanometer technologies', Proc. of Int. Test Conference, pp. 860, 2005.
5. L. Dilillo, et. al, 'ADOFs and Resistive-ADOFs in SRAM Address Decoders: Test Conditions and March Solutions', JETTA Journal of Electronic Testing - Theory and Applications, Springer, Vol. 22, N 3, pp. 287-296, June 2006.
6. W.M. Needham, C. Prunty, and Y. E. Hong, 'High Volume Microprocessor Test Escapes: an analysis of defects our tests are missing"', Proc. of Int. Test Conference, pp. 2534, 1998.
7. A.J. van de Goor, Testing Semiconductor Memories: Theory and Practice, ComTex Publishing, The Netherlands, 1998, Ad.vd.Goor@kpnplanet.nl.
8. I. Schanstra and A. J. van de Goor, 'Consequences of RAM Bitline Twisting for Test Coverage', Prof of Design, Automation and Test in Europe, pp. 1176-1177, 2003.
9. S. Hamdioui and A. van de Goor, 'Efficient Tests for Realistic Faults in Dual-Port Memories', IEEE transaction on Computers, pp. 460-473, May 2002.
10. M. Klaus and A. J. van de Goor, 'Tests for Resistive and Capacitive Defects in Address Decoders', Proc. of the 10th Asian Test Symposium, pp. 31-36, 2001.
11. A.J. van de Goor, S. Hamdioui and G. N. Gaydadjiev, 'New Algorithms for Address Decoder Delay Faults and Bit Line Imbalance faults', Proc. of the 18th Asian Test Symposium, pp. 391-396, 2009.
12. S. Hamdioui, Z. Al-Ars and A.J. van de Goor, 'Opens and Delay Faults in CMOS RAM Address Decoder', IEEE Trans. on Computers, pp. 1630-1639, December 2006.
13. Khare, J.B. and Shah, A.B. and Raman, A. and Rayas, G. 'Embedded Memory Field Returns - Trials and Tribulations', Proc. of Int. Test Conference, pp. 1-6, 2006.
14. A. van de Goor and G. N. Gaydadjiev, 'March U: A Test for Unlinked Memory Faults', IEE Proceedings on Circuits, Devices and Systems, Vol. 144, Issue 3, pp. 155-160, June 1997.
15. A. van de Goor, G. N. Gaydadjiev, V. N. Yarmolik, and V. Mikitjuk, 'March LR: A Test for Realistic Linked Faults', Proc. of IEEE VLSI Test Symposium, pp. 272-280, April 1996.