Five-input majority gate, a new device for quantum-dot cellular automata

Journal of Computational and Theoretical Nanoscience

Volumn 7, Issue 8, 2010, Pages 1546-1553

  Navi, Keivan ^a   Sayedsalehi, Samira ^b   Farazkish, Razieh ^b   Azghadi, Mostafa Rahimi ^a  

^a SHAHID BEHESHTI UNIVERSITY   (Iran)

^b ISLAMIC AZAD UNIVERSITY   (Iran)

Author keywords

Five input majority gate; Full adder; Logic optimization; Majority gate; Quantum dot cellular automata

Indexed keywords

CELL COUNT; CIRCUIT LAYOUTS; FULL ADDERS; LOGIC ELEMENTS; LOGIC OPTIMIZATION; LOGICAL CIRCUIT; MAJORITY GATES; NANO SCALE; NEW DEVICES; NOVEL DESIGN; QUANTUM DOT CELLULAR AUTOMATA; SIMULATION RESULT;

ADDERS; CELLULAR AUTOMATA; DESIGN; LOGIC CIRCUITS; OPTIMIZATION; PATTERN RECOGNITION SYSTEMS; ROBOTS; SEMICONDUCTOR QUANTUM DOTS; SEQUENTIAL MACHINES; TRANSLATION (LANGUAGES);

MAJORITY LOGIC;

EID: 77954916373     PISSN: 15461955     EISSN: None     Source Type: Journal    
DOI: 10.1166/jctn.2010.1517     Document Type: Conference Paper

References (24)

1. International Technology Roadmap for Semiconductors, (ITRS), Available: http://www.itrs.net (2005).
2. H. Choearl, E. Swartzlander. Jr., IEEE Trans. Nanotechnol. 6, 374 (2007).
3. R. Zhang, K. Walus, W. Wang, and G. Jullien, IEEE Trans. Nanotechnol. 3, 443 (2004).
4. J. Huang, M. Momenzadeh, M. B. Tahoori, and F. Lombardi, Design and characterization of an And-Or-Inverter (AOI) gate for QCA implementation, Proc. Great Lakes Symp, VLSI (GLSVLSI), Boston (2004), pp. 426-429.
5. K. Navi, M. Maeen, V. Foroutan, S. Timarchi, and O. Kavehei, Integration, the VLSI Journal 42, 457 (2009).
6. K. Navi, M. Moayeri, R. Faghih Mirzaee, O. Hashemipour, and B. Mazloom Nezhad, Microelectron. J. 40, 126 (2009).
7. K. Navi, M. Maeen, and O. Hashemipour, IEICE Electronic Express 6, 553 (2009).
8. M. Rahimi Azghadi, O. Kavehei, and K. Navi, J. Appl. Sci. 7, 3460 (2007).
9. R. Farazkish, M. R. Azghadi, K. Navi, and M. Haghparast, World Applied Sciences Journal 6, 793 (2008).
10. S. Timarchi and K. Navi, IEEE Transactions on Instrumentation and Measurement 58, 2959 (2009).
11. A. S. Mollahosseini, K. Navi, C. Dadkhah, O. Kavehei, and S. Timarchi, IEEE Transactions on Circuit and Systems I 57, 823 (2010).
12. P. D. Tougaw and C. S Lent, J. Appl. Phys. 75, 1818 (1994).
13. K. Kim, W. U. Kaijie, and K. Ramesh, IEEE Transactions of Fundamentals E89-A, 1607 (2006).
14. D. Halliday and A. Resnick, Fundamentals of Physics, 7th edn., John Wiley and Sons, Inc, New York (2004), Chaps. 3-6.
15. Mc. Dermott and C. Lillian, Physics Today 37, 24 (1984).
16. I. Halloun and D. Hestenes, American Journal of Physics 53, 1056 (1985).
17. C. S. Lent, P. D. Tougaw, W. Porod, and G. H. Bernstein, Nanotech- nology 4, 49 (1993).
18. M. R. Bonyadi, M. Rahimi Azghadi, N. Rad, K. Navi, and E. Afjei, IEEE, Int. Conf. on Electrical Engineering (ICEE07) 1 (2007).
19. H. Zhi, Q. Zhang, S. Hamehanroengra, and W. Wang, Logic optimization for majority gate based nanoelectronic circuits, International Symposium on Circuits and Systems ISCAS, Island of Kos (2006), pp. 1307-1310.
20. W. Wang, K. Walus, and G. A. Jullien, Quantum-dot cellular automata adders, 3rd IEEE Conference on Nanotechnology, San Francisco, CA USA (2003), pp. 461-464.
21. H. Cho and E. Swartzlander, Jr., Serial parallel multiplier design in quantum-dot cellular automata, 18th IEEE Symposium on Computer Arithmetic (ARITH'07), Montpellier, France (2007), pp. 7-15.
22. A. Vetteth, K. Walus, G. A. Jullien, and V. S. Dimitrov, Quantum dot cellular automata carry-look-ahead adder and barrel shifter, IEEE Emerging Telecommunications Technologies Conference, Dallas, TX (2002), pp. 1-5.
23. H. Cho and Earl E. Swartzlander, Jr., IEEE Transactions on Computers 58, 721 (2009).
24. K. Walus, T. Dysart, G. Jullien, and R. Budiman, IEEE Trans. Nanotechnol. 3, 26 (2004).