-
1
-
-
0033328758
-
Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter
-
Oct
-
S. Mortezapour, and E. K. F. Lee, "Design of low-power ROM-less direct digital frequency synthesizer using nonlinear digital-to-analog converter," IEEE Jurnal of Solid-state Circuits, vol.34, no.10, pp. 1350-1359, Oct. 1999.
-
(1999)
IEEE Jurnal of Solid-state Circuits
, vol.34
, Issue.10
, pp. 1350-1359
-
-
Mortezapour, S.1
Lee, E.K.F.2
-
2
-
-
60649121162
-
Minimum powerconsumption estimation in ROM-based DDFS for frequency-hopping ultralow-power transmitters
-
Jan
-
E. Lopelli, J. van der Tang, and A. van Roermund, "Minimum powerconsumption estimation in ROM-based DDFS for frequency-hopping ultralow-power transmitters," IEEE Trans. Circuits and Systems-I: Regular Papers, vol.56, no.1, pp. 256-267, Jan. 2009.
-
(2009)
IEEE Trans. Circuits and Systems-I: Regular Papers
, vol.56
, Issue.1
, pp. 256-267
-
-
Lopelli, E.1
Tang Der J.Van2
Van Roermund, A.3
-
3
-
-
29044447696
-
A 3.1-to 8.2-GHz zero-IF receiver and direct frequency synthesizer in 0.18-m SiGe BiCMOS for mode-2 MB-OFDM UWB communication
-
Dec
-
A. Ismail and A. A. Abidi, "A 3.1-to 8.2-GHz zero-IF receiver and direct frequency synthesizer in 0.18-m SiGe BiCMOS for mode-2 MB-OFDM UWB communication," IEEE Jurnal of Solid-state Circuits, vol.40, no.12, pp. 2573-2582, Dec. 2005.
-
(2005)
IEEE Jurnal of Solid-state Circuits
, vol.40
, Issue.12
, pp. 2573-2582
-
-
Ismail, A.1
Abidi, A.A.2
-
4
-
-
58149166579
-
A memory-reduced direct digital frequency synthesizer for OFDM receiver systems
-
Nov
-
X. Li, L. Lai, Ao. Lei and Z. Lai, "A memory-reduced direct digital frequency synthesizer for OFDM receiver systems," IEEE Trans. Consumer Electron., vol.54, no.4, pp. 1564-1568, Nov. 2008.
-
(2008)
IEEE Trans. Consumer Electron.
, vol.54
, Issue.4
, pp. 1564-1568
-
-
Li, X.1
Lai, L.2
Lei, Ao.3
Lai, Z.4
-
5
-
-
13244273508
-
Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis
-
Dec
-
J.M.P. Langlois and D. Al-Khalili, "Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis," IEE Proc.-Circuits Devices Syst., vol.151, no.6, pp. 519-528, Dec. 2004.
-
(2004)
IEE Proc.-Circuits Devices Syst.
, vol.151
, Issue.6
, pp. 519-528
-
-
Langlois, J.M.P.1
Al-Khalili, D.2
-
6
-
-
0141885127
-
Novel approach to the design of direct digital frequency synthesizers based on linear interpolation
-
Sept
-
J. M. P. Langlois, and D. Al-Khalili, "Novel approach to the design of direct digital frequency synthesizers based on linear interpolation," IEEE Trans. on circuits and systems-II: analog and digital signal processing, vol.50, no.9, pp. 567-578, Sept. 2003.
-
(2003)
IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing
, vol.50
, Issue.9
, pp. 567-578
-
-
Langlois, J.M.P.1
Al-Khalili, D.2
-
7
-
-
0034462415
-
Mapping from phase to sineamplitude in direct digital frequency synthesizers using parabolic approximation
-
Dec
-
A. M. Sodagar, and G. R. Lahiji, "Mapping from phase to sineamplitude in direct digital frequency synthesizers using parabolic approximation," IEEE Trans. on circuits and systems-II: analog and digital signal processing, vol.47, no.12, pp. 1452-1457,Dec. 2000
-
(2000)
IEEE Trans. on Circuits and Systems-II: Analog and Digital Signal Processing
, vol.47
, Issue.12
, pp. 1452-1457
-
-
Sodagar, A.M.1
Lahiji, G.R.2
-
9
-
-
57849133249
-
A ROM-less direct digital frequency synthesizer based on 16-segment parabolic polynomial interpolation
-
Sept
-
J.-M. Huang, C.-C. Lee, and C.-C. Wang, "A ROM-less direct digital frequency synthesizer based on 16-segment parabolic polynomial interpolation," in Proc. 15th IEEE International Conference on Electronics, Circuits and Systems, pp.1018-1021, Sept. 2008.
-
(2008)
Proc. 15th IEEE International Conference on Electronics, Circuits and Systems
, pp. 1018-1021
-
-
Huang, J.-M.1
Lee, C.-C.2
Wang, C.-C.3
-
10
-
-
4544238866
-
A 13-Bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula
-
Sept
-
C.-C. Wang, Y.-L. Tseng, H.-C. She, C.-C. Li, and R. Hu, "A 13-Bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula," IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol.12, no.9, pp. 895-900, Sept. 2004.
-
(2004)
IEEE Trans. on Very Large Scale Integration (VLSI) Systems
, vol.12
, Issue.9
, pp. 895-900
-
-
Wang, C.-C.1
Tseng, Y.-L.2
She, H.-C.3
Li, C.-C.4
Hu, R.5
-
11
-
-
68949181879
-
A direct digital frequency synthesizer based on two segment fourth-order parabolic approximation
-
May
-
X. Li, L. Lai, A. Lei and Z. Lai, "A direct digital frequency synthesizer based on two segment fourth-order parabolic approximation," IEEE Trans. on Consumer Electronics, vol.55, no.2, pp. 322-326, May 2009.
-
(2009)
IEEE Trans. on Consumer Electronics
, vol.55
, Issue.2
, pp. 322-326
-
-
Li, X.1
Lai, L.2
Lei, A.3
Lai, Z.4
-
12
-
-
43549088353
-
A low power, high SFDR, ROM-less direct digital frequency synthesizer
-
Dec
-
H. Jafari, A. Ayatollahi, and S. Mirzakuchaki, "A low power, high SFDR, ROM-less direct digital frequency synthesizer," in Proc. IEEE Conference on Electron Devices and Solid-State Circuits, pp. 829-832, Dec. 2005.
-
(2005)
Proc. IEEE Conference on Electron Devices and Solid-State Circuits
, pp. 829-832
-
-
Jafari, H.1
Ayatollahi, A.2
Mirzakuchaki, S.3
-
13
-
-
34250723189
-
Optimised realisations of large integer multipliers and squarers using embedded blocks
-
Jan
-
S. Gao, N. Chabini, D. Al-Khalili and P. Langlois, "Optimised realisations of large integer multipliers and squarers using embedded blocks," IET Comput. Digit. Tech., vol.1, no.1, pp. 9-16, Jan. 2007.
-
(2007)
IET Comput. Digit. Tech.
, vol.1
, Issue.1
, pp. 9-16
-
-
Gao, S.1
Chabini, N.2
Al-Khalili, D.3
Langlois, P.4
|