Minimum power-consumption estimation in ROM-based DDFS for frequency-hopping ultralow-power transmitters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 56, Issue 1, 2009, Pages 256-267

  Lopelli, Emanuele ^a,b   van der Tang, Johan D ^b   van Roermund, Arthur H M ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b BROADCOM CORPORATION   (United States)

Author keywords

Bandwidth; Clocks; Direct digital synthesizer (DDS); Estimation; Frequency hopping (FH); Frequency shift keying; Frequency synthesizers; Low power; Power demand; Power estimation; Read only memory; Sensor networks

Indexed keywords

BANDWIDTH; BUDGET CONTROL; CLOCKS; COMPUTER AIDED DESIGN; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; ENERGY GAP; ESTIMATION; FREQUENCY HOPPING; FREQUENCY SHIFT KEYING; FREQUENCY SYNTHESIZERS; GREEN COMPUTING; LOW POWER ELECTRONICS; ROM; SENSOR NETWORKS; SENSOR NODES; SPECIFICATIONS; SPREAD SPECTRUM COMMUNICATION; TRANSISTORS;

COMPUTER AIDED DESIGN TOOLS; DIRECT DIGITAL FREQUENCY SYNTHESIZER; DIRECT DIGITAL SYNTHESIZER; LOW POWER; POWER CONSUMPTION ESTIMATION; POWER DEMANDS; POWER ESTIMATIONS; TRANSISTOR LEVEL DESIGN;

FREQUENCY ESTIMATION;

EID: 60649121162     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.927017     Document Type: Article

References (20)

1. R. E. Ziemer and R. L. Peterson, Digital Communications and Spread Spectrum Systems. London, U.K.: Collier Macmillan, 1985.
2. D. Duarte, N. Vijaykrishnan, and M. J. Irwin, "A complete phaselocked loop power consumption model," in Proc. Des., Autom. Test Eur. Conf. Exhib., Mar. 2002, p. 1108.
3. J. M. P. Langlois and D. Al-Khalili, "Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis," Proc. Inst. Elect. Eng. Circuits, Devices Syst., vol. 151, no. 6, pp. 519-528, Dec. 2004.
4. J. S. Min and H. Samueli, "Analysis and design of a frequency-hopped spread-spectrum transceiver for wireless personal communications," IEEE Trans. Veh. Technol., vol. 49, no. 5, pp. 1719-1731, Sep. 2000.
5. S.-C. Kim, H. L. Bertoni, and M. Stern, "Pulse propagation characteristics at 2.4 GHz inside buildings," IEEE Trans. Veh. Technol., vol. 45, no. 3, pp. 579-592, Aug. 1996.
6. C. Enz, N. Scolari, and U. Yodprasit, "Ultra low-power radio design for wireless sensor networks," in Proc. Int. Workshop Radio Freq. Integr. Technol., Nov. 2005, pp. 1-17.
7. E. Lopelli, J. van der Tang, and A. van Roermund, "A FSK demodulator comparison for ultra-low power, low data-rate wireless links in ISM bands," in Proc. ECCTD, Sep. 2005, vol. 2, pp. 259-262.
8. "A Technical Tutorial on Digital Signal Synthesis," Analog Devices, Inc., Norwood, MA, 1999 [Online]. Available: http:// www.analog.com/en/
9. J. Vankka, "Direct digital synthesizers: Theory, design and applications," Ph.D. dissertation, Helsinki Univ. Technol., Helsinki, Finland, 2000.
10. R. van de Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters. Dordrecht, The Netherlands: Kluwer, 2003.
11. G. Groenewold, "Optimal dynamic range integrated continuous-time filters," Ph.D. dissertation, Delft Univ. Technol., Delft, The Netherlands, 1992.
12. M. A. T. Sanduleanu, "Power, accuracy and noise aspects in CMOS mixed-signal design" Ph.D. dissertation, University of Twenty, Twente, The Netherlands, 1999 Online. Available: http://www.eehomepage.com/refs.php?Specific=l145132233
13. D. Liu and C. Svensson, "Power consumption estimation in CMOS VLSI chips," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 663-670, Jun. 1994.
14. W. Lei, Y. Fukatsu, and K. Watanabe, "Characterization of currentmode CMOS R-2R ladder digital-to-analog converters," IEEE Trans. Instrum. Meas., vol. 50, no. 6, pp. 1781-1786, Dec. 2001.
15. Y. P. Tsividis and J. O. Voorman, Integrated Continuous-Time Filters: Principles, Design and Applications. Piscataway, NJ: IEEE Press, 1993.
16. R. L. Oliveira Pinto, M. C. Schneider, and C. G. Montoro, "Sizing of MOS transistors for amplifier design," in Proc. IEEE Int. Symp. Circuits Syst., May 2000, vol. 4, pp. 185-188.
17. P. Kinget and M. Steyaert, "Impact of transistor mismatch on the speed-accuracy-power tradeoff of analog CMOS circuits," in Proc. IEEE Custom Integr. Circuits Conf., May 1996, pp. 333-336.
18. C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," Analog Integr. Circuits Signal Process., vol. 8, no. 1, pp. 83-114, Jul. 1995.
19. D. S. Karadimas and K. A. Efstathiou, "An R-2R ladder-based architecture for high linearity DACs," in Proc. Instrum. Meas. Technol. Conf., May 2007, pp. 1-5.
20. S.-W. Lee, H.-J. Chung, and C.-H. Han, "C-2C digital-to-analogue converter on insulator," Electron. Lett., vol. 35, no. 15, pp. 1242-1243, Jul. 1999.