Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 47, Issue 12, 2000, Pages 1452-1457

  Sodagar, Amir M ^a   Roientan Lahiji, G ^b  

^a S Rajaee University   (Iran)

^b IRAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; COMPUTATIONAL METHODS; FIELD PROGRAMMABLE GATE ARRAYS; ROM; SIMULATION; TABLE LOOKUP;

DIRECT DIGITAL SYNTHESIS; PARABOLIC APPROXIMATION; ROM LOOKUP TABLE; SINE AMPLITUDE APPROXIMATION;

FREQUENCY SYNTHESIZERS;

EID: 0034462415     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.899639     Document Type: Article

References (12)

1. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," in Proc. 1996 IEEE Int. Frequency Control Symp., pp. 942-950.
2. P. H.Saul and M.S. J.Mudd, "A direct digital synthesizer with 100-MHz output capability," IEEE J. Solid-State Circuits, vol. 23, pp. 819-821, June 1988.
3. H. T. Nicholas III and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-μm CMOS with -90 dBc spurious performance," IEEEJ. Solid-State Circuits, vol. 26, pp. 1959-1969, Dec. 1991.
4. J. Vankka et al., "A direct digital synthesizer with an on-chip D/A converter," IEEEJ. Solid-State Circuits, vol. 33, pp. 218-227, Feb. 1998.
5. A. Rofougaran et al., "A single-chip 900-MHz spread-spectrum wireless transceiver in l-μm CMOS-Part I: Architecture and transmitter design," IEEEJ. Solid-State Circuits, vol. 33, pp. 515-533, April 1998.
6. L. K. Tan et al., "An 800-MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 ftm CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 1463-1473, Dec. 1995.
7. G. Chang et al., "A low-power CMOS digitally synthesized 0-13 MHz agile sinewave generator," in Proc. 1994 IEEE Int. Solid-State Circuits Conf., 1994, pp. 32-33.
8. V. Andrews et al., "A monolithic digital chirp synthesizer chip with I and Q channels," IEEEJ. Solid-State Circuits, vol. 27, pp. 1321-1326, Oct. 1992.
9. L. K. Tan and H. Samueli, "A 200 MHz quadrature digital synthesizer/mixer in 0.8 μm CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 193-200, Mar. 1995.
10. G. Gielis et al., "A 540 MHz 10 b polar-to-Cartesian converter," in Proc. 1991 IEEE Int. Solid-State Circuits Conf. (ISSCC'91), pp. 160-161.
11. H. T. Nicholas III et al, "The optimization of direct digital frequency synthesizer performance in the presence of finite wordlength effects," in Proc. 42nd Annu. Frequency Control Symp., 1988, pp. 357-363.
12. A. Yamagishi et al., "A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication," IEEE J. Solid-State Circuits, vol. 33, pp. 210-217, Feb. 1998.