A ROM-less direct digital frequency synthesizer based on 16-segment parabolic polynomial interpolation

Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2008

Volumn , Issue , 2008, Pages 1018-1021

  Huang, Jian Ming ^a   Lee, Chia Chuan ^a,b   Wang, Chua Chin ^a  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

^b SUN YAT SEN UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

FREQUENCY SYNTHESIZERS; POLYNOMIAL APPROXIMATION; POLYNOMIALS; SIGNAL GENERATORS;

CELL-BASED; CLOCK RATES; CONVERSION METHODS; CORE AREAS; DIRECT DIGITAL FREQUENCY SYNTHESIZERS; NOVEL ARCHITECTURES; POLYNOMIAL INTERPOLATIONS; SIMULATION RESULTS; SPURIOUS FREE DYNAMIC RANGES;

INTERPOLATION;

EID: 57849133249     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2008.4675029     Document Type: Conference Paper

References (8)

1. A. Yamagishi, M. Ishikawa, T. Tsukahara, and S. Date, "A 2-V, 2-GHz Low-Power Direct Digital Frequency Synthesizer Chip-set for Wireless Communication," IEEE J. of Solid-State Circuits, vol. 33, no. 2, pp. 210-217, Feb. 1998.
2. A. Ashrafi, and R. Adhami,"A Direct Digital Frequency Synthesizer Utilizing Quasi-Linear Interpolation Method," in Proc. of 37th IEEE Southeastern Symposium on System. Theory, pp. 114-118, Mar. 2005.
3. A. Ashrafi, and R. Adhami, "An Optimized Direct Digital Frequency Synthesizer Based on Even Fourth Order Polynomial Interpolation," in Proc. of 38th IEEE Southeastern Symposium, on System Theory, pp. 109-113, Mar. 2006.
4. H. T. Nicholas, and H. Samueli, "An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-accumulator Truncation," 41st Annual Frequency Control. Symposium, pp. 495-502, 1987.
5. H. Jafari, A. Ayatollahi, and S. Mirzakuchaki, "A Low Power, High SFDR, ROM-Less Direct Digital Frequency Synthesize," 2005 IEEE Conf. on Electron Devices and Solid-State Circuits, pp. 829-832, Dec. 2005.
6. D. De Caro, and A. G. M. Strollo, "High-Performance Direct Digital Frequency Synthesizers in 0.25 μm CMOS Using Dual-Slope Approximation," IEEE J. of solid-state Circuits, vol. 40, no 11, pp. 2220-2227, Nov. 2005.
7. J. M. P. Langlois, and D. Al-Khalili, "Low Power Direct Digital Frequency Synthesizers in 0.18 μm CMOS", in Proc. of IEEE Custom Integrated Circuits Conference, pp. 283-286, Sept. 2003.
8. Y. Song, and B. Kim, "A 250 MHz Direct Digital Frequency Synthesizer with Delta-Sigma Noise Shaping," 2003 IEEE Int. Solid-State Circuits Conf. (ISSCC 2003), vol. 1, pp. 472-509, Feb. 2003.