A direct digital frequency synthesizer based on two segment fourth-order parabolic approximation

IEEE Transactions on Consumer Electronics

Volumn 55, Issue 2, 2009, Pages 322-326

  Li, Xiaojin ^a   Lai, Linhui ^a   Lei, Ao ^a   Lai, Zongsheng ^a  

^a EAST CHINA NORMAL UNIVERSITY   (China)

Author keywords

Direct digital frequency synthesizer; Parabolic approximation; Pipelining; ROM less

Indexed keywords

CLOCK RATE; CONSTANT MULTIPLIERS; DIRECT DIGITAL FREQUENCY SYNTHESIZER; FOURTH-ORDER; HARDWARE COMPLEXITY; LOWER-POWER CONSUMPTION; MAXIMUM ERROR; NOVEL DESIGN; PARABOLIC APPROXIMATION; PHASE-TO-SINUSOID AMPLITUDE CONVERSION; PIPELINING; POWER CONSUMPTION; SINGLE PHASE; SPECTRAL PURITY; SPURIOUS FREE DYNAMIC RANGE; WORST CASE;

ARCHITECTURAL DESIGN; ELECTRIC POWER UTILIZATION; ERROR ANALYSIS; ROM;

FREQUENCY SYNTHESIZERS;

EID: 68949181879     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2009.5174388     Document Type: Article

References (14)

1. J. M. P. Langlois and D. Al-Khalili, "Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis," IEE Proc. Circuits Devices Syst., vol.151, no.6, pp.519-528, Dec. 2004
2. D. De Caro, E. Napoli, and A. G. M. Strollo, "Direct digital frequency synthesizers with polynomial hyperfolding technique," IEEE Trans. Circuits and System-II Express Briefs, vol. 51, no. 7, pp. 337-334, Oct. 2004
3. J. M. Pierre Langlois and Dhamin Al-Khalili, "Novel Approach to the Design of Direct Digital Frequency Synthesizers Based on Linear Interpolation," IEEE Tran. Circuits and systems - II: Analog and digital signal processing, vol. 50, no. 9, pp. 567-578, Sept 2003
4. M. Kesoulis, D. Soudris and C. Koukourlis, "Systematic methodology for designing low power direct digital frequency synthesizers," IET Circuits Devices Syst., pp. 293-304, Jan. 2007
5. Hutchinson, B.H. Jr., "Contemporary frequency synthesis techniques," in Gorski-PcpiclT J. (Ed.): 'Frequency synthesis: techniques and applications' (IEEE Press, 1975), pp. 25-45
6. Nicholas, H.T. III, and Samuel, H., "An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation," Proc. 41st Annual Symp. on Frequency Control, 1987, pp. 495-502.
7. A. Yamagishi, M. Ishikawa, T. Tsukahara, "A 2V, 2GHz low-power direct digital frequency synthesizer chip-set for wireless communication," IEEE J. Solid-State Circuits vol. 33, no. 2, pp. 210-217, 1998.
8. A. Bellaouar and S. O. Michael, "Low-power direct digital frequency synthesis for wireless communications," IEEE Journal of Solid-state Circuits, vol. 35, no. 3, pp. 385-390, March 2000
9. A. Madisetti, A. Y. Kwentus, A. N. Willson, "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEE Journal of Solid-state Circuits, vol. 34, no. 8, pp. 1034-1043, Aug. 1999
10. A. M. Sodagar and G. R. Lahiji, "A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second order parabolic approximation," IEEE Trans. Circuits Syst. II, Expr. Briefs, vol. 48, no. 9, pp. 850-857, Sep. 2001.
11. A.M. Sodagar, and Lahiji, G.R., "A novel architecture for ROM-less sine-output direct digital frequency synthesizers by using the 2nd-order parabolic approximation," Proc. IEEE/IEA Int. Frequency Control Symp., Kansas City, Missouri, pp. 284-289, June 2000,
12. C. C. Wang, J. M. Huang etc., "Phase-Adjustable pipelining ROM-Less direct digital frequency synthesizer with a 41.66 MHz output frequency," IEEE Trans. Circuits and System-II Express Briefs, vol. 53, no. 10, pp. 1143-1147, Oct. 2006
13. C.Wallace, "A suggestion for a fast multiplier," IEEE Trans. On Electronics Computers, EC-13, pp.14-17, 1964
14. J. Yoo, K. F. Smith, and G. Gopalakrishnan, "A fast parallel squarer based on divide-and-conquer," IEEE J. Solid-State Circuits, vol. 32, no. 6, pp. 909-912, Jun. 1997.