A direct digital frequency synthesizer based on the quasi-linear interpolation method

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 57, Issue 4, 2010, Pages 863-872

  Ashrafi, Ashkan ^a   Adhami, Reza ^b   Milenković, Aleksandar ^b  

^a AGC Paul S Roel Chair in Construction Engineering and Management   (United States)

^b UNIVERSITY OF ALABAMA IN HUNTSVILLE   (United States)

Author keywords

Direct digital frequency synthesizer (DDFS); Polynomial interpolation; Spurious free dynamic range

Indexed keywords

COSINE FUNCTIONS; DIRECT DIGITAL FREQUENCY SYNTHESIZER; FIRST QUARTER; INTERPOLATION METHOD; LINEAR POLYNOMIALS; POLYNOMIAL INTERPOLATION; QUASI-LINEAR; SPURIOUS FREE DYNAMIC RANGE; VLSI IMPLEMENTATION;

FREQUENCY SYNTHESIZERS; INTERPOLATION; NUMERICAL CONTROL SYSTEMS;

POLYNOMIALS;

EID: 77951022511     PISSN: 15498328     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2009.2027645     Document Type: Article

References (34)

1. J. Vankka, "Methods of mapping from phase sine amplitude in direct digital synthesis," IEEE Trans. Ultrason., Ferroelectr. Freq. Contr., vol.44, no.2, pp. 526-534, Mar. 1997. (Pubitemid 127771237)
2. A. McEwan and S. Collins, "Direct digital frequency synthesis by analogue interpolation," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.53, no.11, pp. 1294-1298, Nov. 2006. (Pubitemid 44824352)
3. A. Torosyan and A. N. Willson Jr., "Exact analysis of DDFS spur and SNR due to phase truncation and arbitrary phase-to-amplitude errors," in Proc. IEEE Int. Freq. Contr. Symp. Expo., Aug. 2005, pp. 50-58. (Pubitemid 46170932)
4. H. T. Nicholas and H. Samueli, "An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation," in Proc. 41st Ann. Freq. Contr. Symp., 1987, pp. 495-502.
5. F. Curticpean and J. Niittylahti, "Exact analysis of spurious signals in direct digital frequency synthesizers due to phase truncation," Electron. Lett., vol.39, no.6, pp. 499-501, Mar. 2003.
6. D. De Caro, E. Napoli, and A. G. M. Strollo, "Direct digital frequency synthesizers with polynomial hyperfolding technique," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.51, no.7, pp. 337-344, Jul. 2004.
7. J. M. P. Langlois and D. Al-Khalili, "Low power direct digital frequency synthesizers in 0.18mmCMOS," in Proc. IEEE Custom Integr. Circuits Conf., Sep. 2003, pp. 283-286.
8. A. M. Sodagar and G. R. Lahiji, "A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the secondorder parabolic approximation," IEEE Trans. Circuit Syst. II, Analog Digital Signal Process., vol.48, no.9, pp. 850-857, Sep. 2001.
9. A. M. Sodagar and G. R. Lahiji, "A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the secondorder parabolic approximation," IEEE Trans. Circuit Syst. II, Analog Digital Signal Process., vol.48, no.9, pp. 850-857, Sep. 2001.
10. J. M. P. Langlois and D. Al-Khalili, "Novel approach to the design of direct digital frequency synthesizers based on linear interpolation," IEEE Trans. Circuit Syst. II, Analog Digital Signal Process., vol.50, no.9, pp. 567-578, Sep. 2003.
11. G. W. Reitweisner, "Binary arithmetic," Adv. Comput., vol.1, pp. 232-313, 1960.
12. D. De Caro and A. G. M. Strollo, "High-performance direct digital frequency synthesizers using piecewise-polynomial approximation," IEEE Trans. Circuit Syst., vol.52, pp. 324-336, Feb. 2005.
13. D. De Caro and A. G. M. Strollo, "High-performance direct digital frequency synthesizers in 0.25 mm CMOS using dual-slope approximation," IEEE J. Solid-State Circuits, vol.40, no.11, pp. 2220-2227, Nov. 2005. (Pubitemid 41640610)
14. C. C. Wang, Y. L. Tseng, H. C. She, C. C. Li, and R. Hu, "A 13-Bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.12, no.9, pp. 895-900, Sep. 2004.
15. C. C.Wang, J. M. Huang, Y. L. Tseng, W. J. Lin, and R. Hu, "Phase-adjustable pipelining ROM-less direct digital frequency synthesizer with a 41.66-MHz output frequency," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.53, no.10, pp. 1143-1147, Oct. 2006.
16. A. Bellaouar, M. S. O'brecht, A. M. Fahim, and M. I. Elmasry, "Lowpower direct digital frequency synthesis for wireless communications," IEEE J. Solid-State Circuits, vol.35, no.3, pp. 385-390, 2000. (Pubitemid 30588014)
17. A. Ashrafi and R. Adhami, "Comments on A 13-Bit resolution ROM-less direct digital frequency synthesizer based on a trigonometric quadruple angle formula," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.13, no.9, pp. 1096-1098, Sep. 2005.
18. A. Ashrafi, Z. Pan, R. Adhami, and B. E. Wells, "A novel ROM-less direct digital frequency synthesizer based on Chebyshev polynomial interpolation," in Proc. 36th Southeastern Symp. Syst. Theory, SSST'04, Mar. 2004, pp. 393-397.
19. A. Ashrafi, R. Adhami, L. Joiner, and P. Kaveh, "Arbitrary waveform DDFS utilizing Chebyshev polynomials interpolation," IEEE Trans. Circuit Syst. I, Reg. Papers, vol.51, pp. 1468-1475, Aug. 2004.
20. L. S. J. Chimakurthy, M. Ghosh, F. F. Dai, and R. C. Jaeger, "A novel DDS using nonlinear ROM addressing with improved compression ratio and quantization noise," IEEE Trans. Ultrason., Ferroelectr., Freq. Contr., vol.53, no.2, pp. 274-283, Feb. 2006.
21. A. Ashrafi and R. Adhami, "Theoretical upperbound of the spurious free dynamic range in direct digital frequency synthesizers realized by polynomial interpolation methods," IEEE Trans. Circuit Syst. I, Reg. Papers, vol.54, no.10, pp. 2252-2261, Oct. 2007. (Pubitemid 350141871)
22. A. Ashrafi and R. Adhami, "A direct digital frequency synthesizer utilizing quasi-linear interpolation method," in Proc. IEEE 37th Southeastern Symp. System Theory, Mar. 2005, pp. 114-118. (Pubitemid 43841505)
23. A. Ashrafi, A. Milenkovic, and R. Adhami, "A 1 GHz direct digital frequency synthesizer based on the quasi-linear interpolation method," in Proc. IEEE Int. Symp. Circuits Syst., May 2007, pp. 2766-2769. (Pubitemid 47449121)
24. J. M. P. Langlois and D. Al-Khalili, "Phase to sinusoid amplitude conversion techniques for direct digital frequency synthesis," Proc. IEE Circuit Devices Syst., vol.151, no.6, pp. 519-528, Dec. 2004. (Pubitemid 40182000)
25. G. C. Gielis, R. van de Plassche, and J. van Valburg, "A 540-MHz 10-b polar-to-cartesian coverter," IEEE J. Solid-State Circuits, vol.26, no.11, pp. 1645-1650, Nov. 1991.
26. A. Madisetti, A. Y. Kwentus, and A. N. Willson, "A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range," IEEE J. Solid-State Circuits, vol.34, no.8, pp. 1034-1043, Aug. 1999.
27. Y. Song and B. Kim, "Quadrature direct digital frequency synthesizers using interpolation-based angle rotation," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.12, no.7, pp. 701-710, Jul. 2004.
28. F. Cardells-Tomoro and J. Valls-Coquillat, "Optimization of direct digital frequency synthesizers based on CORDIC," Electron. Lett., vol.37, no.21, pp. 1278-1280, Oct. 2001. (Pubitemid 33007163)
29. F. Curticapean, K. I. palomaki, and J. Niittylahti, "Quadrature direct digital frequency synthesizer using angle rotation algorithm," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'03), May 2003, vol.2, pp. 81-84.
30. A. G. M. Strollo, D. De Caro, and N. Petra, "A 630 MHz, 76 mW direct digital frequency synthesizer using enhanced ROMcompression technique," IEEE J. Solid-State Circuits, vol.42, pp. 350-360, Feb. 2007. (Pubitemid 46374520)
31. D. De Caro, N. Petra, and A. G. M. Strollo, "Reducing lookup-table size in direct digital frequency synthesizers using optimized multipartite table method," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.7, pp. 2116-2127, Aug. 2008.
32. R. K. Kolagotla, W. R. Griesbach, and H. R. Srinivas, "VLSI implementation of 350 MHz 0.35 mm 8 bit merger squarer," Electron. Lett., vol.34, no.1, pp. 47-48, Jan. 1998.
33. A. Ashrafi and S. Thota, "A novel pre-truncated fixed-width digital squarer," in Proc. IEEE Midwest Symp. Circuits Syst. MWSCAS-2008, Aug. 2008, pp. 959-961.
34. A. G. M. Strollo, N. Petra, and D. De Caro, "Dual-tree error compensation for high performance fixed-width multipliers," IEEE Trans. Circuits Syst.II, Exp. Briefs, vol.52, no.8, Aug. 2005. (Pubitemid 44356524)