Topology-based optimization of maximal sustainable throughput in a latency-insensitive system

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 410-415

  Collins, Rebecca L ^a   Carloni, Luca P ^a  

^a Department of Earth and Environmental Sciences   (United States)

Author keywords

Latency insensitive design; Performance analysis

Indexed keywords

LATENCY-INSENSITIVE DESIGN; PERFORMANCE ANALYSIS; RELAY STATIONS;

INTEGRATED CIRCUIT LAYOUT; OPTIMIZATION; QUEUEING THEORY; THROUGHPUT; TOPOLOGY;

LOGIC DESIGN;

EID: 34547313665     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375198     Document Type: Conference Paper

References (15)

1. S. M. Burns. Performance analysis and optimization of asynchronous circuits. PhD thesis, California Institute of Technology, Pasadena, CA, USA, 1991.
2. L. P. Carloni, K. L. McMillan, A. Saldanha, and A. L. Sangiovanni-Vincentelli. A methodology for "correct-by-construction" latency insensitive design. In Proc. Intl. Conf. on Computer-Aided Design, pages 309-315, San Jose, CA, Nov. 1999. IEEE.
3. L. P. Carloni, K. L. McMillan, and A. L. Sangiovanni-Vincentelli. Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(9):1059-1076, Sept. 2001.
4. L. P. Carloni and A. L. Sangiovanni-Vincentelli. Performance analysis and optimization of latency insensitive systems. In Proc. of the Design Automation Conf., pages 361-367. ACM, 2000.
5. M. R. Casu and L. Macchiarulo. Issues in implementing latency insensitive protocols. In Proc. of the Conf. on Design, Automation and Test in Europe, pages 1390-1391. IEEE, 2004.
6. M. R. Casu and L. Macchiarulo. A new approach to latency insensitive design. In Proc. of the Design Automation Conf., pages 576-581. ACM, 2004.
7. M. R. Casu and L. Macchiarulo. Throughput-driven floorplanning with wire pipelining. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 24(5):663-675, May 2005.
8. R. L. Collins and L. P. Carloni. Topology-based optimization of maximal sustainable throughput in a latency-insensitive system. Technical Report CUCS-008-07, Columbia University, New York, New York, February 2007.
9. F. Commoner, A. W. Holt, S. Even, and A. Pnueli. Marked directed graphs. J. Comput. Syst. Sci., 5(5):511-523, 1971.
10. T. H. Cormen, C. Stein, R. L. Rivest, and C. E. Leiserson. Introduction to Algorithms. McGraw-Hill, 2001.
11. M. R. Garey and D. S. Johnson. Computers and Intractability. W. H. Freeman & Co., New York, 1979.
12. R. Lu and C. Koh. Performance optimization of latency insensitive systems through buffer queue sizing of communication channels. In Proc. Intl. Conf. on Computer-Aided Design, pages 227-231, Washington, DC, USA, 2003. IEEE Computer Society.
13. R. Lu and C. Koh. Performance analysis of latency insensitive systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 469-483, March 2006.
14. T. Murata. Circuit theoretic analysis and synthesis of marked graphs. IEEE Transactions on Circuit and Systems, 24(7), July 1977.
15. T. Murata. Petri nets: Properties, analysis and applications. Proceedings of the IEEE, 77(4):541-580, 1989.