Minimum-energy sub-threshold self-timed circuits: Design methodology and a case study

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 2010, Pages 41-51

  Akgun, Omer Can ^a   Rodrigues, Joachim ^a   Sparsø, Jens ^b  

^a LUND UNIVERSITY   (Sweden)

^b TECHNICAL UNIVERSITY OF DENMARK   (Denmark)

Author keywords

Case study; Methodology; Minimum energy; Self timed; Subthreshold

Indexed keywords

OSCILLATORS (ELECTRONIC); PACEMAKERS; TIMING CIRCUITS;

CASE-STUDIES; CIRCUIT DESIGNS; CURRENT SENSING; DESIGN FLOWS; ENERGY MINIMA; METHODOLOGY; MINIMUM ENERGY; SELF-TIMED; SELF-TIMED CIRCUITS; SUBTHRESHOLD;

ENERGY DISSIPATION;

EID: 77954477085     PISSN: 26431394     EISSN: 26431483     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.2010.17     Document Type: Conference Paper

References (21)

1. A. Chandrakasan, S. Sheng, and R. Brodersen, "Low-power CMOS digital design," Solid-State Circuits, IEEE Journal of, vol.27, no.4, pp. 473-484, 1992.
2. E. Vittoz, Low-Power Electronics Design. CRC Press LLC, 2004, ch. 16.
3. A. Wang and A. Chandrakasan, "A 180-mV subthreshold FFT processor using a minimum energy design methodology," IEEE Journal of Solid-State Circuits, vol.40, no.1, pp. 310-319, 2005.
4. J. P. Kulkarni, K. Kim, and K. Roy, "A 160 mv robust schmitt trigger based subthreshold SRAM," IEEE Journal of Solid- State Circuits, vol.42, no.10, pp. 2303-2313, Oct. 2007.
5. P. Beerel and M. Roncken, "Low Power and Energy Efficient Asynchronous Design," J. Low Power Electronics, vol.3, no.3, pp. 234-253, 2007.
6. O. C. Akgun and Y. Leblebici, "Energy Efficiency Comparison of Asynchronous and Synchronous Circuits Operating in the Sub-Threshold Regime," J. Low Power Electronics, vol.3, no.3, pp. 320-336, 2008.
7. N. Lotze, M. Ortmanns, and Y. Manoli, "A study on self-timed asynchronous subthreshold logic," in Computer Design, 2007. ICCD 2007. 25th International Conference on, Oct. 2007, pp. 533-540.
8. O. C. Akgun, F. K. Gurkaynak, and Y. Leblebici, "A current sensing completion detection method for asynchronous pipelines operating in the sub-threshold regime," International Journal of Circuit Theory and Applications, vol.37, pp. 203-220, 2009.
9. R. Swanson and J. Meindl, "Ion-implanted complementary MOS transistors in low-voltage circuits," Solid-State Circuits, IEEE Journal of, vol.7, no.2, pp. 146-153, 1972.
10. S. Hauck, "Asynchronous design methodologies: An overview," Proceedings of the IEEE, vol.83, no.1, pp. 69-93, 1995.
11. M. Hansen, H. Yalcin, J. Hayes, D. Syst, and I. Kokomo, "Unveiling the ISCAS-85 benchmarks: a case study in reverseengineering," IEEE Design & Test of Computers, vol.16, no.3, pp. 72-80, 1999.
12. J. Sparsø and S. Furber, Eds., Principles of Asynchronous Circuit Design - A Systems Perspective. Kluwer Academic Publishers, 2001.
13. I. Sutherland, "Micropipelines," Communications of the ACM, vol.32, no.6, Jul. 1989.
14. J. Rodrigues, L. Olsson, T. Sörnmo, and V. Öwall, "Digital implementation of a wavelet-based event detector for cardiac pacemakers," IEEE Transactions on Circuits and Systems I: Regular Papers, vol.52, no.12, pp. 2686-2698, Dec. 2005.
15. M. E. Dean, D. L. Dill, and M. Horowitz, "Self-timed logic using current-sensing completion detection (CSCD)," in Computer Design: VLSI in Computers and Processors, 1991. ICCD '91. Proceedings., 1991 IEEE International Conference on, Oct. 1991, pp. 187-191.
16. E. Grass, R. Morling, and I. Kale, "Activity-Monitoring Completion-Detection (AMCD): a new single railapproach to achieve self-timing," in Advanced Research in Asynchronous Circuits and Systems, 1996. Proceedings., Second International Symposium on, 1996, pp. 143-149.
17. H. Lampinen and O. Vainio, "Dynamically biased current sensor for current-sensing completion detection," in Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on, vol.4, May 2001, pp. 394-397.
18. S. Furber and P. Day, "Four-phase micropipeline latch control circuits," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.4, no.2, pp. 247-253, 1996.
19. A. M. G. Peeters, "Single rail handshake circuits," Ph.D. dissertation, Eindhoven University of Technology, 1996.
20. R. Kol and R. Ginosar, "A doubly-latched asynchronous pipeline," in Proc. International Conf. Computer Design (ICCD), 1997, pp. 706-712.
21. J. Cortadella, A. Kondratyev, L. Lavagno, and C. Sotiriou, "Desynchronization: Synthesis of asynchronous circuits from synchronous specifications," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.25, no.10, pp. 1904-1921, 2006.