Energy efficiency comparison of asynchronous and synchronous circuits operating in the sub-threshold regime

Journal of Low Power Electronics

Volumn 4, Issue 3, 2008, Pages 320-336

  Akgun, Omer Can ^a   Leblebici, Yusuf ^a  

^a EPFL   (Switzerland)

Author keywords

Asynchronous Design; Energy Model; Energy Efficiency; Energy Minimum Operation; Sub Threshold

Indexed keywords

DELAY CIRCUITS; DIGITAL CIRCUITS; ENERGY EFFICIENCY; ENERGY UTILIZATION; THRESHOLD VOLTAGE; TIMING CIRCUITS;

ANALYSIS AND SIMULATION; ARCHITECTURAL IMPROVEMENTS; ASYNCHRONOUS DESIGN; EFFICIENCY COMPARISONS; ENERGY CONSUMPTION SAVING; ENERGY MINIMA; ENERGY MODEL; SUBTHRESHOLD;

COMPUTER CIRCUITS;

EID: 67649565887     PISSN: 15461998     EISSN: 15462005     Source Type: Journal    
DOI: 10.1166/jolpe.2008.185     Document Type: Article

References (18)

1. A. Chandrakasan, S. Sheng, and R. Brodersen, Low-power CMOS digital design. IEEE Journal of Solid-State Circuits 27, 473 (1992).
2. E. Vittoz, Weak Inversion for Ultimate Low-Power Logic, Low-Power Electronics Design, CRC Press LLC (2004), Ch. 16.
3. B. Zhai, D. Blaauw, D. Sylvester, and K. Flautner, Theoretical and practical limits of dynamic voltage scaling. Proceedings of the 41st Annual Conference on Design Automation, lem plus 0.5em minus 0.4em ACM New York, NY, USA (2004), pp. 868-873.
4. B. Calhoun, A. Wang, and A. Chandrakasan, Modeling and sizing for minimum energy operation in subthreshold circuits. IEEE Journal of Solid-State Circuits 40, 1778 (2005).
5. A. Wang and A. Chandrakasan, A 180-mV subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits 40, 310 (2005).
6. J. P. Kulkarni, K. Kim, and K. Roy, A 160 mV robust schmitt trigger based subthreshold SRAM. IEEE Journal of Solid-State Circuits 42, 2303 (2007).
7. P. Beerel and M. Roncken, Low power and energy efficient asynchronous design. J. Low Power Electronics 3, 234 (2007).
8. J. Sparso and S. Furber, Eds., Principles of Asynchronous Circuit Design-A Systems Perspective, Kluwer Academic Publishers, Netherlands (2001).
9. R. Swanson and J. Meindl, Ion-implanted complementary MOS transistors in low-voltage circuits. IEEE Journal of Solid-State Circuits 7, 146 (1972).
10. K. A. Bowman, S. G. Duvall, and J. D. Meindl, Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE Journal of Solid-State Circuits 37, 183 (2002).
11. I. Sutherland, Micropipelines. Communications of the ACM 32, 720 (1989).
12. O. C. Akgun, F. K. Gurkaynak, and Y. Leblebici, A current sensing completion detection method for asynchronous pipelines operating in the sub-threshold regime. International Journal of Circuit Theory and Applications (2008).
13. O. C. Akgun, Y. Leblebici, and E. A. Vittoz, Current sensing completion detection for subthreshold asynchronous circuits. Proceedings of the European Conference on Circuit Theory and Design 2007 (2007), pp. 376-379.
14. R. Corless, G. Gonnet, D. Hare, D. Jeffrey, and D. Knuth, On the LambertW function. Advances in Computational Mathematics 5, 329 (1996).
15. V. Sze and A. Chandrakasan, A 0.4-V UWB baseband processor. Proceedings of the 2007 International Symposium on Low Power Electronics and Design (2007), pp. 262-267.
16. E. Brunvand, Low latency self-timed flow-through FIFOs. Proceedings of the 16th Conference on Advanced Research in VLSI (ARVLSl'95), IEEE Computer Society Washington, DC, USA (1995).
17. N. Kim, T. Kgil, K. Bowman, V. De, and T. Mudge, Total power-optimal pipelining and parallel processing under process variations in nanometer technology. Computer-Aided Design, ICCAD-2005. IEEE/ACM International Conference (2005), pp. 535-540.
18. V. Srinivasan, D. Brooks, M. Gschwind, P. Bose, V. Zyuban, P. Stren-ski, P. Emma, I. Center, and N. Y. Heights, Optimizing pipelines for power and performance. Microarchitecture, (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium (2002), pp. 333-344.