Flying-capacitor-based chopper circuit for dc capacitor voltage balancing in diode-clamped multilevel inverter

IEEE Transactions on Industrial Electronics

Volumn 57, Issue 7, 2010, Pages 2249-2261

  Shukla, Anshuman ^a   Ghosh, Arindam ^b   Joshi, Avinash ^c  

^a ABB CORPORATE RESEARCH   (Sweden)

^b QUEENSLAND UNIVERSITY OF TECHNOLOGY   (Australia)

^c INDIAN INSTITUTE OF TECHNOLOGY KANPUR   (India)

Author keywords

Chopper; Diode clamped multilevel inverter (DCMLI); Flying capacitor; Four level; Multilevel; Three level

Indexed keywords

CAPACITOR VOLTAGES; CIRCUIT CONFIGURATIONS; CONTROL SCHEMES; DC CAPACITOR; DC LINK CAPACITOR; DIODE-CLAMPED MULTILEVEL INVERTERS; EXPERIMENTAL INVESTIGATIONS; FLYING CAPACITOR; IMPROVED RELIABILITY; OPERATING MODES; RIDETHROUGH CAPABILITY; SWITCH STATE; THREE-LEVEL; VOLTAGE STRESS; WORKING PRINCIPLES;

CAPACITANCE; CAPACITORS; ELECTRIC INVERTERS; SEMICONDUCTOR DEVICE MANUFACTURE; SEMICONDUCTOR DIODES;

CHOPPERS (CIRCUITS);

EID: 77953586201     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2009.2029527     Document Type: Article

References (47)

1. J. Rodriguez, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol.49, no.4, pp. 724-738, Aug. 2002.
2. Y. Shakweh, "MV inverter stack topologies," Power Eng. J., vol.15, no.3, pp. 139-149, Jun. 2001.
3. L. G. Franquelo, J. Rodríguez, J. I. Leon, S. Kouro, R. Portillo, and M. A. M. Prats, "The age of multilevel converters arrives," IEEE Ind. Electron. Mag., vol.2, no.2, pp. 28-39, Jun. 2008.
4. R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low voltage drives, traction and utility applications," IEEE Trans. Ind. Appl., vol.41, no.3, pp. 855-865, May/Jun. 2005.
5. J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol.54, no.6, pp. 2930-2945, Dec. 2007. (Pubitemid 350130678)
6. D. Krug, S. Bernet, S. S. Fazel, K. Jalili, and M. Malinowski, "Comparison of 2.3-kV medium-voltage multilevel converters for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol.54, no.6, pp. 2979-2992, Dec. 2007. (Pubitemid 350130682)
7. E. P. Wiechmann, P. Aqueveque, R. Burgos, and J. Rodríguez, "On the efficiency of voltage source and current source inverters for high power drives," IEEE Trans. Ind. Electron., vol.55, no.4, pp. 1771-1782, Apr. 2008.
8. S. Yonetani, Y. Kondo, H. Akagi, and H. Fujita, "A 6.6-kV transformerless STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a 200-V, 10-kVA laboratory model," IEEE Trans. Ind. Appl., vol.44, no.2, pp. 672-680, Mar./Apr. 2008.
9. A. Shukla, A. Ghosh, and A. Joshi, "Control schemes for DC capacitor voltages equalization in diode-clamped multilevel inverter-based DSTATCOM," IEEE Trans. Power Del., vol.23, no.2, pp. 1139-1149, Apr. 2008.
10. Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, and S. Atcitty, "A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage," IEEE Trans. Ind. Electron., vol.53, no.5, pp. 1512- 1521, Oct. 2006.
11. A. Shukla, A. Ghosh, and A. Joshi, "State feedback control of multilevel inverters for DSTATCOM applications," IEEE Trans. Power Del., vol.22, no.4, pp. 2409-2418, Oct. 2007.
12. R. Strzelecki, G. Benysek, J. Rusiñski, and E. Kot, "Analysis of DC link capacitor voltage balance in multilevel active power filter," in Proc. 9th EPE, 2001, pp. 1-8.
13. A. Shukla, A. Ghosh, and A. Joshi, "Multilevel converters for unified power flow controller: A performance based analysis," in Proc. IEEE Power Electron. Soc. Gen. Meeting, Tampa, FL, Jun. 24-28, 2007, pp. 1-8.
14. Y. Chen, B. Mwinyiwiwa, Z. Wolanski, and B. T. Ooi, "Unified power flow controller (UPFC) based on chopper stabilized diode-clamped multilevel inverter," IEEE Trans. Power Electron., vol.15, no.2, pp. 258-267, Mar. 2000.
15. Y. Chen and B. T. Ooi, "Multimodular multilevel rectifier/inverter link with independent reactive power control," IEEE Trans. Power Del., vol.13, no.3, pp. 902-908, Jul. 1998.
16. N. Hatt, Y. Kondo, and H. Akagi, "Five-level diode-clamped PWM converters connected back-to-back for motor drives," IEEE Trans. Ind. Appl., vol.44, no.4, pp. 1268-1276, Jul./Aug. 2008.
17. P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and DC-link capacitor voltage balancing using only the switching state redundancy-Part I," IEEE Trans. Ind. Electron., vol.54, no.5, pp. 2600-2608, Oct. 2007.
18. P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and DC-link capacitor voltage balancing using only the switching state redundancy-Part II," IEEE Trans. Ind. Electron., vol.54, no.5, pp. 2609-2617, Oct. 2007.
19. G. Reed, J. Paserba, T. Croasdaile, R. Westover, S. Jochi, N. Morishima, M. Takeda, T. Sugiyama, Y. Hamasaki, T. Snow, and A. Abed, "SDG&E Talega STATCOM project-System analysis, design and configuration," in Proc. IEEE Transm. Distrib. Conf. Exhib., Oct. 2002, vol.2, pp. 1393-1398.
20. B. A. Renz, A. Keri, A. S. Mehraban, C. Schauder, E. Stacey, L. Kovalsky, L. Gyugyi, and A. Edris, "AEP unified power flow controller performance," IEEE Trans. Power Syst., vol.14, no.4, pp. 1374-1381, Oct. 1999.
21. S. B. Monge, J. Rocabert, and P. Rodriguez, "Multilevel diode clamped converter for photovoltaic generators with independent voltage control of each solar array," IEEE Trans. Ind. Electron., vol.55, no.7, pp. 2713- 2723, Jul. 2008.
22. A. Shukla, "Modulation and control of diode-clamped and flying capacitor multilevel converters for power system compensation applications," Ph.D. dissertation, Indian Inst. Technol., Kanpur, India, 2008.
23. N. S. Choi, J. G. Cho, and G. H. Cho, "A general circuit topology of multilevel inverter," in Proc. IEEE Power Electron. Spec. Conf., 1991, pp. 96-103.
24. C. Newton and M. Sumner, "Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters," Proc. Inst. Elect. Eng.-Elect. Power Appl., vol.146, no.3, pp. 341-349, May 1999.
25. K. A. Corzine and S. K. Majeethia, "Analysis of a novel four-level dc/dc boost converter," IEEE Trans. Ind. Appl., vol.36, no.5, pp. 1342-1350, Sep./Oct. 2000.
26. J. V. Bloh and R. W. D. Doncker, "Design rules for diode-clamped multilevel inverters used in medium voltage applications," in Proc. IEEE Power Electron. Spec. Conf., 2002, pp. 165-170.
27. S. A. Khajehoddin, A. Bakhshai, and P. K. Jain, "A simple voltage balancing scheme for m-level diode-clamped multilevel converters based on a generalized current flow model," IEEE Trans. Power Electron., vol.23, no.5, pp. 2248-2259, Sep. 2008.
28. O. Bouhali, B. Francois, E. M. Berkouk, and C. Saudemont, "DC link capacitor voltage balancing in a three-phase diode-clamped inverter controlled by a direct space vector of line-to-line voltages," IEEE Trans. Power Electron., vol.22, no.5, pp. 1636-1648, Sep. 2007.
29. S. B. Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," IEEE Trans. Power Electron., vol.23, no.4, pp. 1751-1758, Jul. 2008.
30. T. Ishida, K.Matsuse, K. Sugita, L. Huang, and K. Sasagawa, "DC voltage control strategy for a five-level converter," IEEE Trans. Power Electron., vol.15, no.3, pp. 508-515, May 2000.
31. Z. Pan, F. Z. Peng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, and S. Gatharic, "Voltage balancing control of diode-clamped multilevel rectifier/ inverter systems," IEEE Trans. Ind. Appl., vol.41, no.6, pp. 1698- 1706, Nov./Dec. 2005.
32. M. Saeedifard, R. Iravani, and J. Pou, "A space vector modulation strategy for a back-to-back five-level HVDC converter system," IEEE Trans. Ind. Electron., vol.56, no.2, pp. 452-466, Feb. 2009.
33. M. Saeedifard, R. Iravani, and J. Pou, "Analysis and control of dccapacitor-voltage-drift phenomenon of a passive front-end five-level converter," IEEE Trans. Ind. Electron., vol.54, no.6, pp. 3255-3266, Dec. 2007.
34. S. A. Verne, S. A. Gonzalez, and M. I. Valla, "An optimization algorithm for capacitor voltage balance in n-level diode clamped inverters," in Proc. IECON, Nov. 10-13, 2008, pp. 3201-3206.
35. J. Pou, R. Pindado, and D. Boroyevich, "Voltage balance limits in fourlevel diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol.52, no.1, pp. 190-196, Feb. 2005.
36. G. P. Adam, S. J. Finney, M. Massoud, and B. W. Williams, "Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode," IEEE Trans. Ind. Electron., vol.55, no.8, pp. 3088- 3099, Aug. 2008.
37. S. A. Khajehoddin, A. Bakshai, and P. K. Jain, "A current flow model for m-level diode-clamped multilevel converters," in Proc. IECON, Nov. 6-10, 2006, pp. 2477-2482.
38. M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practical way to balance dc-link voltages," IEEE Trans. Ind. Electron., vol.49, no.4, pp. 752-765, Aug. 2002.
39. A. M. Massoud, S. J. Finney, and B. W. Williams, "High-power, highvoltage IGBT applications: Series connection of IGBTs or multilevel converters?" Int. J. Electron., vol. 90, no. 11/12, pp. 763-778, 2003.
40. T. A. Meynard and H. Foch, "Multi-level conversion: High voltage choppers and voltage source inverters," in Proc. IEEE Power Electron. Spec. Conf., Jul. 1992, vol.1, pp. 397-403.
41. K. Pietilainen, L. Harnefors, A. Petersson, and H. P. Nee, "DC-link stabilization and voltage sag ride-through of inverter drives," IEEE Trans. Ind. Electron., vol.53, no.4, pp. 1261-1268, Aug. 2006.
42. A. Radan, A. H. Shahirinia, and M. Falahi, "Evaluation of carrier-based PWM methods for multi-level inverters," in Proc. IEEE Int. Symp. Ind. Electron., Jun. 4-7, 2007, pp. 384-389.
43. B. P. Mcgrath and D. G. Holmes, "Multicarrier PWM strategies for multilevel inverters," IEEE Trans. Ind. Electron., vol.49, no.4, pp. 858-867, Aug. 2002.
44. S. Kouro, J. Rebolledo, and J. Rodriguez, "Reduced switching-frequencymodulation algorithm for high power multilevel inverters," IEEE Trans. Ind. Electron., vol.54, no.5, pp. 2894-2901, Oct. 2007.
45. CM75DY-24H Data Sheet, Mitshubishi, 2000. [Online]. Available: http:// www.mitsubishichips.com/Global/content/product/powermod/powermod/ igbtmod/hmd/cm75dy-24h-e.pdf
46. NI DAQmx PCI-6259 User Manual, Nat. Instrum., Austin, TX, May 2005.
47. Hybrid ICs M57959L Data Sheet, Mitsubishi, Sep. 1998. Product catalogue.