메뉴 건너뛰기




Volumn 2002-January, Issue , 2002, Pages 165-170

Design rules for diode-clamped multilevel inverters used in medium-voltage applications

Author keywords

Capacitors; Circuit topology; Inverters; Medium voltage; Power electronics; Power generation economics; Power harmonic filters; Semiconductor devices; Semiconductor diodes; Valves

Indexed keywords

CAPACITORS; DEGREES OF FREEDOM (MECHANICS); ELECTRIC INVERTERS; ELECTRIC NETWORK TOPOLOGY; POWER CONVERTERS; POWER ELECTRONICS; SEMICONDUCTOR DEVICES; VALVES (MECHANICAL);

EID: 84949948137     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIEP.2002.1216654     Document Type: Conference Paper
Times cited : (11)

References (7)
  • 4
    • 0032636125 scopus 로고    scopus 로고
    • Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters
    • May
    • C. Newton, M. Summer: Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters, iEE Proc-Electr. Power Appl., Vol. 146, No. 3, May 1999
    • (1999) IEE Proc-Electr. Power Appl , vol.146 , Issue.3
    • Newton, C.1    Summer, M.2
  • 7
    • 84880089878 scopus 로고    scopus 로고
    • Application specific harmonic performance evaluation of multicarrier PWM Techniques
    • V. G. Agelidis, M. Calais: Application specific harmonic performance evaluation of multicarrier PWM Techniques, IEEE-PESC Conference Record, 1998, pp. 172-178.
    • (1998) IEEE -PESC Conference Record , pp. 172-178
    • Agelidis, V.G.1    Calais, M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.