|
Volumn 15, Issue 3, 2001, Pages 139-149
|
MV inverter stack topologies
|
Author keywords
[No Author keywords available]
|
Indexed keywords
COST EFFECTIVENESS;
ELECTRIC NETWORK ANALYSIS;
ELECTRIC NETWORK TOPOLOGY;
INSULATED GATE BIPOLAR TRANSISTORS;
POWER ELECTRONICS;
PULSE WIDTH MODULATION;
POWER STACK TOPOLOGIES;
VOLTAGE SOURCE INVERTERS;
ELECTRIC INVERTERS;
|
EID: 0035360971
PISSN: 09503366
EISSN: None
Source Type: Journal
DOI: 10.1049/pe:20010305 Document Type: Article |
Times cited : (25)
|
References (2)
|