Voltage-balance limits in four-level diode-clamped converters with passive front ends

IEEE Transactions on Industrial Electronics

Volumn 52, Issue 1, 2005, Pages 190-196

  Pou, Josep ^a   Pindado, Rafael ^a   Boroyevich, Dushan ^b  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

^b VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

Four level inverter; Multilevel inverter; Nearest vectors; Passive front ends; Space vector modulation (SVM); Voltage balance

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; ELECTRIC CHARGE; ELECTRIC CURRENT CONTROL; ELECTRIC INVERTERS; ELECTRIC NETWORK TOPOLOGY; ELECTRIC POTENTIAL; VECTORS; VOLTAGE CONTROL;

FOUR LEVEL INVERTER; MULTILEVEL INVERTER; PASSIVE FRONT ENDS; SPACE VECTOR MODULATION (SVM); VOLTAGE BALANCE;

POWER CONVERTERS;

EID: 13944269120     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2004.837915     Document Type: Article

References (11)

1. A. Nabae, I: Takahashi, and H. Akagi, "A new neutral-point-clamped PWM inverter," [i#IEEE Trans. Ind. Appl.#1i], vol. IA-17, no. 5, pp. 518-523, Sep./Oct. 1981.
2. F. Springmeier and J. Steinke, "Control of the dc-link neutral potential of a three-level GTO inverter as a part of the direct self control (DSC)," in [i#Proc. 6th Conf. Power Electronics and Motion Control 1990 (PEMC'90)#1i], vol. 2, Budapest, Hungary, pp. 479-483.
3. J. K. Steinke, "Switching frequency optimal PWM control of a three-level inverter," in [i#Proc. 3rd European Conf. Power Electronics and Applications (EPE'89)#1i], vol. 3, Aachen, Germany, 1989, pp. 1267-1272.
4. N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters," [i#IEEE Trans. Power Electron.#1i], vol. 15, no. 2, pp. 242-249, Mar. 2000.
5. N. Celanovic, I. Celanovic, and D. Boroyevich, "The feedforward method of controlling three-level diode clamped converters with small DC-link capacitors," in [i#Proc. IEEE PESC'01#1i], vol. 3, Vancouver, BC, Canada, Jun. 2001, pp. 1357-1362.
6. J. Pou, D. Boroyevich, and R. Pindado, "New feedforward space-vector PWM method to obtain balanced AC output voltages in a three-level neutral-point-clamped converter," [i#IEEE Trans. Ind. Electron.#1i], vol. 49, no. 5, pp. 1026-1034, Oct. 2002.
7. M. Marchesoni and P. Tenca, "Theoretical and practical limits in multi-level MPC inverters with passive front ends," in [i#Proc. Eur. Conf. Power Electronics and Applications (EPE'2001)#1i], Graz, Austria, Aug. 2001.
8. G. Sinha and T. A. Lipo, "A four-level inverter based drive with a passive front end," [i#IEEE Trans. Power Electron.#1i], vol. 15. no. 2, pp. 285-294. Mar. 2000.
9. M. Marchesoni, M. Mazzucchelli, F. V. P. Robinson, and P. Tenca, "A minimum-energy-based capacitor voltage balancing control strategy for MPC conversion systems," in [i#Proc. IEEEISIE'99#1i], vol. 1, Bled, Slovenia, Jul. 1999, pp. 20-25.
10. M. Marchesoni, M. Mazzucchelli, and P. Tenca, "An optimal controller for voltage balance and power losses reduction in MPC AC/DC/AC converters," in [i#Proc. IEEE PESC'00#1i], vol. 2, Galway, Ireland, Jun. 2000, pp. 662-667.
11. J. Pou, R. Pindado, D. Boroyevich, P. Rodríguez, and J. Vicente, "Voltage-balancing strategies for diode-clamped multilevel converters," in [i#Proc. IEEE PESC'04#1i], vol. 2, Aachen, Germany, Jun. 2004, pp. 3988-3993.