Capacitor balance issues of the diode-clamped multilevel inverter operated in a quasi two-state mode

IEEE Transactions on Industrial Electronics

Volumn 55, Issue 8, 2008, Pages 3088-3099

  Adam, Grain P ^a   Finney, Stephen J ^a   Massoud, Ahmed M ^a   Williams, Barry W ^a  

^a UNIVERSITY OF STRATHCLYDE   (United Kingdom)

Author keywords

Multilevel inverter; Neutral point clamped

Indexed keywords

CAPACITANCE; CAPACITORS; DIELECTRIC DEVICES; DIODES; ELECTRIC CURRENTS; ELECTRIC EQUIPMENT; ENERGY STORAGE;

DC-LINK; DC-LINK CAPACITANCE; DC-LINK CAPACITORS; DIODE-CLAMPED; DIODE-CLAMPED MULTILEVEL INVERTER; IMBALANCE PROBLEMS; MULTI-LEVEL INVERTERS; MULTILEVEL INVERTER; NEUTRAL POINT CLAMPED; OPERATIONAL MODES; TWO-STATE; VOLTAGE RIPPLES;

ELECTRIC INVERTERS;

EID: 49249137516     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2008.922607     Document Type: Article

References (20)

1. P. Correa, M. Pacas, and J. Rodriguez, "Predictive torque control for inverter-fed induction machines," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 1073-1079, Apr. 2007.
2. C. Rech and J. R. Pinheiro, "Hybrid multilevel converters: Unified analysis and design considerations," IEEE Trans. Ind. Electron., vol. 54, no. 2, pp. 1092-1104, Apr. 2007.
3. A. Cataliotti et al., "Generalized PWM-VSI control algorithm based on a universal duty-cycle expression: Theoretical analysis, simulation results, and experimental validations," IEEE Trans. Ind. Electron., vol. 54, no. 3, pp. 1569-1580, Jun. 2007.
4. J. Rodriguez et al., "Multilevel converters: A survey of topologies, control, and applications," IEEE Trans. Ind. Electron. vol. 49, no. 4, pp. 724-738, Aug. 2002.
5. X. Yuan and I. Barbi, "Fundamental of a new diode clamping multilevel inverter," IEEE Trans. Power Electron., vol. 15, no. 4, pp. 711-718, Jul. 2000.
6. A. Yazdani and R. Iravani, "A neutral-point clamped converter system for direct-drive variable-speed wind power unit," IEEE Trans. Energy Convers., vol. 21, no. 2, pp. 596-607, Jun. 2006.
7. J. Pou et al., "Fast-processing modulation strategy for the neutral-point-clamped converter with total elimination of low-frequency voltage oscillations in the neutral point," IEEE Trans. Ind. Electron., vol. 54, no. 4, pp. 2288-2294, Aug. 2007.
8. Y. Cheng et al., "A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage," IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1512-1521, Oct. 2006.
9. B. McGrath and D. G. Holmes, "Multi-carrier PWM strategies for multi-level inverters," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 858-867, Aug. 2002.
10. A. V. Jounanne et al., "A multilevel inverter providing DC link balancing, ride-through enhancement, and common mode voltage elimination," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 739-745, Aug. 2002.
11. X. He et al., "Simple passive lossless snubber for high-power multi-level inverters," IEEE Trans. Ind. Electron., vol. 53, no. 3, pp. 727-735, Jun. 2006.
12. A. Bendre et al., "Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation," IEEE Trans. Ind. Electron., vol. 53, no. 3, pp. 718-726, Jun. 2006.
13. J. Pou et al., "Voltage balance limits in four-level diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 190-196, Feb. 2005.
14. N. Celnovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source inverters," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 242-249, Mar. 2000.
15. J. Pou et al., "Evaluation of the low frequency neutral-point voltage in the three-level inverter," IEEE Trans. Ind. Electron., vol. 52, no. 6, pp. 1582-1588, Mar. 2005.
16. O. Bouhali et al., "DC link capacitor voltage balancing in a three-phase diode clamped inverter controlled by a direct space vector of line-to-line voltages," IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1636-1648, Sep. 2007.
17. K. Yamanaka et al., "A novel neutral point potential stabilization technique using information of the output current polarities and voltage vector," IEEE Trans. Ind. Electron., vol. 38, no. 6, pp. 1582-1588, Nov./Dec. 2002.
18. C. Newton and M. Sumner, "Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters," Proc. Inst. Electr. Eng. - Electr. Power Appl., vol. 146, no. 3, pp. 341-349, May 1999.
19. B. P. McGrath, D. G. Holmes, and T. Meynard, "Reduced PWM harmonic distortion for multilevel inverters operating over a wide modulation range," IEEE Trans. Power Electron., vol. 21, no. 4, pp. 941-949, Jul. 2006.
20. J. W. Kolar et al., "Influence of the modulation method on the conduction and switching losses of a PWM converter system," IEEE Trans. Ind. Appl., vol. 27, no. 6, pp. 1063-1075, Nov./Dec. 1991.