A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and Dc-link capacitor voltage balancing using only the switching-state redundancy - part II

IEEE Transactions on Industrial Electronics

Volumn 54, Issue 5, 2007, Pages 2609-2617

  Tekwani, P N ^a   Kanchan, R S ^a   Gopakumar, K ^a  

^a INDIAN INSTITUTE OF SCIENCE   (India)

Author keywords

Closed loop control; Common mode voltage (CMV) elimination; Dc link capacitor voltage balancing; Induction motor (IM) drive; Multilevel inverter; Switching state redundancy

Indexed keywords

CAPACITOR VOLTAGES; CLOSED LOOPS; CLOSED-LOOP CONTROL; COMMON-MODE VOLTAGE (CMV) ELIMINATION; CONTROL SCHEMES; CORRECTIVE ACTIONS; DC LINKS; DC POWER SUPPLIES; DC-LINK CAPACITOR VOLTAGE BALANCING; FIVE-LEVEL INVERTERS; IM DRIVES; INVERTER-FED INDUCTION MOTORS; MULTILEVEL INVERTER; OPEN-END WINDINGS; OPEN-LOOP CONTROLS; OPERATING RANGES; OVER MODULATIONS; POWER CIRCUITS; SIMULATION STUDIES;

CAPACITANCE; CAPACITORS; CLOSED LOOP CONTROL SYSTEMS; ELECTRIC DRIVES; ELECTRIC INVERTERS; MOTORS; POWER CONVERTERS; QUALITY ASSURANCE; REDUNDANCY; STATORS; SWITCHING;

INDUCTION MOTORS;

EID: 41349104012     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2007.892634     Document Type: Article

References (20)

1. I.-D. Kim, E.-C. Nho, H.-G. Kim, and J. S. Ko, "A generalized undeland snubber for flying capacitor multilevel inverter and converter," IEEE Trans. Ind. Electron., vol. 51, no.6, pp. 1290-1296, Dec. 2004.
2. J. Rodriguez, J. Pontt, S. Kouro, and P. Correa, "Direct torque control with imposed switching frequency in an 11-level cascaded inverter,"IEEE Trans. Ind. Electron., vol. 51, no. 4, pp. 827-833, Aug. 2004.
3. M. Glinka and R. Marquardt, "A new AC/AC multi-level converter family" IEEE Trans. Ind. Electron., vol. 52, no.3, pp. 662-669, Jun. 2005.
4. D.-W. Kang, B.-K. Lee, J.-H. Jeon, T.-J. Kim, and D.-S. Hyun, "A symmetric carrier technique of CRPWM for voltage-balance method of flying-capacitor multilevel inverter" IEEE Trans, lnd. Electron., vol. 52, no.3, pp. 879-888, Jun. 2005.
5. G. Ceglia, V. Guzman, C. Sanchez, F. Ibanez, J. Walter, and M. I. Gimenez, "A new simplified multilevel inverter topology for DC-AC conversion" IEEE Trans. Ind. Electron., vol. 21, no.5, pp. 1311-1319, Sep. 2006.
6. A. Chen and X. He, "Research on hybrid-clamped multilevel-inverter topologies" IEEE Trans. Ind. Electron., vol. 53, no.6, pp. 1898-1907, Dec. 2006.
7. V. T. Somasekhar, K. Gopakumar, M. R. Baiju, K. K. Mohapatra, and L. Umanand, "A multilevel inverter system for an induction motor with open-end windings" IEEE Trans., lnd. Electron., vol. 52, no.3, pp. 824-836, Jun. 2005.
8. M. E. Ortuzar, R. E. Carmi, J. W. Dixon, and L. Moran, "Voltage-source active power filter based on multilevel converter and ultracapacitor DC link" IEEE Trans. Ind. Electron., vol. 53, no.2, pp. 477-484, Apr. 2006.
9. Y. Cheng, C. Qian, M. L. Crow, S. Pekarek, and S. Atcitty, "A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage" IEEE Trans. Ind. Electron., vol. 53, no.5, pp. 1512-1521, Oct. 2006.
10. A. R. Beig, G. Narayanan, and V. T. Ranganathan, "Modified SVPWM algorithm for three level VSI with synchronized and symmetrical waveforms" IEEE Trans. Ind. Electron., vol. 54, no.1, pp. 486-494, Feb. 2007.
11. N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM Inverters" IEEE Trans. Power Electron., vol. 15, no.2, pp. 242-249, Mar. 2000.
12. F. Wang, "Multilevel PWM VSIs: Coordinated control of regenerative three-level neutral point clamped pulsewidth-modulated voltage source inverters" IEEE lnd. Appl. Mag., vol. 10, no.4, pp. 51-58, Jul./Aug. 2004.
13. M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance DC-link voltages" IEEE Trans. Ind. Electron., vol. 49, no.4, pp. 752-765. Aug. 2002.
14. L. Tolbert, F. Z. Peng, and T. G. Habetler, "Multilevel converters for large electric drives" IEEE Trans, lnd. Appl., vol. 35, no.1, pp. 36-44, Jan./Feb. 1999.
15. K. Matsuse, K. Sugita, T. Kitahata, and L. Huang, "A control method of a three phase five-level PWM converter" in Proc. 24th Annu. IEEE IECON, Aug. 31-Sep. 4 1998, vol. 2, pp. 750-754.
16. C. Newton and M. Summer, "Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters" Proc. Inst. Electr. Eng.-Electr. Power Appl., vol. 146, no.3, pp. 341-349, May 1999.
17. Y. Lee, B. Suh, and D. Hyun, "A novel PWM scheme for a three-level voltage source inverter with GTO thyristors" IEEE Trans. Ind. Appl., vol. 32, no.2, pp. 260-268, Mar./Apr. 1996.
18. R. S. Kanchan, P. N. Tekwani, and K. Gopakumar, "Three-level inverter scheme with common-mode voltage elimination and DC-link capacitor voltage balancing for an open end winding induction motor drive" in Proc. IEEE IEMDC, San Antonio, TX, May 15-18, 2005, pp. 1445-1452.
19. K. A. Corzine, J. Yuen, and J. R. Baker, "Analysis of a four-level dc/dc buck converter" IEEE Trans. Ind. Electron., vol. 49, no.4, pp. 746-751, Aug. 2002.
20. P. N. Tekwani, R. S. Kanchan, and K. Gopakumar, "A dual five-level inverter-fed induction motor drive with common-mode voltage elimination and dc-link capacitor voltage balancing using only the switching state redundancy-Part I" IEEE Trans. Ind. Electron, vol. 54, no.5, pp. 2600-2608, Aug. 2007.