Analysis and control of DC-capacitor-voltage-drift phenomenon of a passive front-end five-level converter

IEEE Transactions on Industrial Electronics

Volumn 54, Issue 6, 2007, Pages 3255-3266

  Saeedifard, Maryam ^a   Iravani, Reza ^a   Pou, Josep ^b  

^a UNIVERSITY OF TORONTO   (Canada)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Capacitor voltage balancing; Multilevel converter; Sinusoidal pulsewidth modulation (SPWM); Space vector modulation (SVM)

Indexed keywords

AC-SIDE; ADDITIONAL CONTROL; AUXILIARY POWER; DC CAPACITOR; DIODE-CLAMPED; FIVE-LEVEL CONVERTER; MATLAB/SIMULINK ENVIRONMENT; MULTILEVEL CONVERTER; OPERATING CONDITION; POWER FACTORS; SALIENT FEATURES; SINUSOIDAL PULSE WIDTH MODULATION; SPACE-VECTOR MODULATION; SWITCHING STRATEGIES; SWITCHING VECTOR; TIME-DOMAIN SIMULATIONS; VOLTAGE BALANCE; VOLTAGE BALANCING; VOLTAGE DRIFT;

CAPACITORS; ELECTRIC POWER FACTOR; MODULATION; TIME DOMAIN ANALYSIS; VECTOR SPACES;

DC POWER TRANSMISSION;

EID: 81755162000     PISSN: 02780046     EISSN: None     Source Type: Journal    
DOI: 10.1109/TIE.2007.905967     Document Type: Article

References (28)

1. L. M. Tolbert and F. Z. Peng, "Multilevel converters as a utility interface for renewable energy systems," in Proc. IEEE Power Eng. Soc. Summer Meeting, Jul. 2000, vol. 2, pp. 1271-1274.
2. J. S. Lai and F. Z. Peng, "Multilevel converters-A new breed of power converters," IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-517, May/Jun. 1996. (Pubitemid 126777208)
3. A. Cataliotti, F. Genduso, A. Raciti, and G. R. Galluzzo, "Generalized PWMVSI control algorithm based on a universal duty-cycle expression: Theoretical analysis, simulation results, and experimental validations," IEEE Trans. Ind. Electron., vol. 54, no. 3, pp. 1569-1580, Jun. 2007.
4. G. Sinha and T. A. Lipo, "A four-level inverter based drive with a passive front end," IEEE Trans. Power Electron., vol. 15, no. 2, pp. 285-294, Mar. 2000.
5. G. Sinha and T. A. Lipo, "A four-level rectifier/inverter system for drive applications," IEEE Trans. Ind. Appl., vol. 6, no. 1, pp. 66-74, Jan. 1998. (Pubitemid 128576192)
6. K. Corzine, X. Kou, and J. R. Baker, "Dynamic average-value modeling of a four-level drive system," IEEE Trans. Power Electron., vol. 18, no. 2, pp. 619-627, Mar. 2003.
7. J. Rodriguez, J. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls, and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
8. R. W. Menzies, P. Steimer, and J. K. Stenike, "Five-level GTO inverters for large induction motor drives," in Proc. IEEE-IAS, Oct. 1993, vol. 1, pp. 595-601.
9. K. A. Corzine, "A hysteresis current-regulated control for multi-level drives," IEEE Trans. Energy Convers., vol. 15, no. 2, pp. 169-175, Jun. 2000.
10. D. H. Lee, S. R. Lee, and F. C. Lee, "An analysis of midpoint balance for the neutral-point-clamped three-level VSI," in Proc. IEEE-PESC, May 1998, vol. 1, pp. 193-199.
11. M. Marchesoni and P. Tenca, "Theoretical and practical limits in multilevel MPC inverters with passive front ends," in Proc. EPE, Aug. 2001.
12. M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: A practicable way to balance DC-link voltages," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 752-765, Aug. 2002.
13. J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in fourlevel diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, no. 1, pp. 190-196, Feb. 2005. (Pubitemid 40264765)
14. J. Pou, R. Pindado, D. Boroyevich, and P. Rodriguez, "Voltage- balancing strategies for diode-clamped multilevel converters," in Proc. IEEE-PESC, Jun. 2004, vol. 5, pp. 3988-3993.
15. Z. Pan, F. Z. Peng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," IEEE Trans. Ind. Appl., vol. 41, no. 6, pp. 1698-1706, Nov./Dec. 2005. (Pubitemid 41824663)
16. F. Z. Peng, J. Lai, J. McKeever, and J. VanCoevering, "A multilevel voltage-source converter system with balanced DC voltages," in Proc. IEEE-PESC, Jun. 1995, vol. 2, pp. 1144-1150.
17. K. Kaneko, M. Jun, S. Kiyoaki, K. Matsuse, A. Yasushi, and H. Lipei, "Analysis of dynamic variation on a combined control strategy for a fivelevel double converter," in IEEE-PESC, Jun. 2005, pp. 885-891. (Pubitemid 46379278)
18. T. Ishida, K. Matsuse, T. Miyamoto, K. Sasagawa, and L. Huang, "Fundamental characteristics of five-level double converters with adjustable DC voltages for induction motor drives," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 775-782, Aug. 2002.
19. Y. Cheng, C. Qian,M. L. Crow, S. Pekarek, and S. Atcitty, "A comparison of diode-clamped and cascaded multilevel converters for a STATCOM with energy storage," IEEE Trans. Ind. Electron., vol. 53, no. 5, pp. 1512-1521, Oct. 2006. (Pubitemid 44593501)
20. H. Akagi, H. Fujita, S. Yonetani, and Y. Kondo, "A 6.6-kV transformerless STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a 200-V, 10-kVA laboratory model," in Proc. IEEE-IAS, Oct. 2005, vol. 1, pp. 557-564. (Pubitemid 44042502)
21. T. Ishida, K.Matsuse, K. Sugita, L. Huang, and K. Sasagawa, "DC voltage control strategy for a five-level converter," IEEE Trans. Power Electron., vol. 15, no. 3, pp. 508-515, May 2000.
22. A. Chen and X. He, "Research on hybrid-clamped multilevel-inverter topologies," IEEE Trans. Ind. Electron., vol. 53, no. 6, pp. 1898-1907, Dec. 2006. (Pubitemid 46432482)
23. M. Batao, L. Congwei, Z. Yang, and L. Fahani, "New SVPWM control scheme for three-phase diode clamping multilevel inverter with balanced DC voltages," in Proc. IEEE Ind. Electron. Soc., vol. 2, Nov. 2002, pp. 903-907.
24. N. S. Choi, J. G. Cho, and G. H. Cho, "A general circuit topology of multilevel inverter," in Proc. IEEE-PESC, Jun. 1991, pp. 96-103.
25. V. G. Agelidis and M. Calais, "Application specific harmonic performance evaluation of multicarrier PWM techniques," in Proc. IEEE-PESC, May 1998, vol. 1, pp. 172-178.
26. J. E. Espinoza, J. R. Espinoza, and L. A. Moran, "A systematic controller-design approach for neutral-point-clamped three-level inverters," IEEE Trans. Ind. Electron., vol. 52, no. 6, pp. 1589-1599, Dec. 2005. (Pubitemid 41830029)
27. R. Strzelecki, G. Benysek, J. Rusiski, and E. Kot, "Analysis of DC link capacitor voltage balance in multilevel active power filters," in Proc. EPE, Aug. 2001.
28. N. Celanovic and D. Boroyevich, "A fast space-vector modulation algorithm for multilevel three-phase converters," IEEE Trans. Ind. Electron., vol. 37, no. 2, pp. 637-641, Mar. 2001. (Pubitemid 32407300)