An efficient VLSI linear array for DCT/IDCT using subband decomposition algorithm

Mathematical Problems in Engineering

Volumn 2010, Issue , 2010, Pages

  Sung, Tze Yun ^a   Shieh, Yaw Shih ^a   Hsin, Hsi Chin ^b  

^a CHUNG HUA UNIVERSITY   (Taiwan)

^b NATIONAL UNITED UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COEFFICIENT MATRIX; COMPUTATION COMPLEXITY; DATA FLOW; FULLY PIPELINED; HARDWARE COMPLEXITY; HARDWARE COST; IMAGE PROCESSING SYSTEM; INPUT AND OUTPUTS; INVERSE DCT; LINEAR ARRAYS; LINEAR-ARRAY; MATRIX FORMULATION; NONLINEAR TIME SERIES; REAL-TIME COMPUTATIONS; RECURSIVE ALGORITHMS; SOC (SYSTEM ON CHIP); SUBBAND DECOMPOSITION;

COSINE TRANSFORMS; IMAGE PROCESSING; NANOTECHNOLOGY; PIPELINE PROCESSING SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS; REAL TIME SYSTEMS; TIME SERIES; WAVELET TRANSFORMS;

DISCRETE COSINE TRANSFORMS;

EID: 77953527590     PISSN: 1024123X     EISSN: 15635147     Source Type: Journal    
DOI: 10.1155/2010/185398     Document Type: Article

References (34)

1. Sung T.-Y., Memory-efficient and high-performance 2-D DCT and IDCT processors based on CORDIC rotation WSEAS Transactions on Electronics 2006 3 12 565 574
2. Li M., Zhao W., Representation of a stochastic traffic bound. IEEE Transactions on Parallel and Distributed Systems, preprint
3. Li Ming, Fractal time seriesa tutorial review Mathematical Problems in Engineering 2010 2010 26
4. Li M., Lim S. C., Modeling network traffic using generalized Cauchy process Physica A 2008 387 11 2584 2594
5. Cattani C., Harmonic wavelet approximation of random, fractal and high frequency signals Telecommunication Systems 2010 43 3-4 207 217
6. Bakhoum E. G., Toma C., Mathematical transform of traveling-wave equations and phase aspects of quantum interaction Mathematical Problems in Engineering 2010 2010 15
7. Li M., Generation of teletraffic of generalized Cauchy type Physica Scripta 2010 81 2
8. Li M., Li J.-Y., On the predictability of long-range dependent series Mathematical Problems in Engineering 2010 2010 9
9. Sung T. Y., VLSI parallel and distributed computation algorithms for DCT processors Proceedings of the IEEE International Phoenix Conference on Computer and Communications 1990 Scottsdale, Ariz, USA 121 125
10. Sung T. Y., VLSI parallel and distributed processing algorithms for multidimensional discrete cosine transforms Proceedings of the the Two-Track International Conference on Databases, Parallel Architectures, and Their Applications March 1990 Miami Beach, Fla, USA 36 39
11. Sung T. Y., Novel parallel VLSI Architectures for discrete cosine transforms Proceedings of the International Conference on Acoustics, Speech and Signal Processing April 1990 Albuquerque, New Mexico, USA 998 1001
12. Sung T. Y., Sung Y. H., A novel implementation of cost-effective parallel-pipelined 88 DCT processor Proceedings of the 4th IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC '04) August 2004 Fukuoka, Japan 200 203
13. Sung T. Y., Shieh Y. S., Hsin H. C., Memory efficiency and high-speed architectures for forward and inverse DCT with multiplierless operation 4319 Proceedings of the Advances in Image and Video technology December 2006 Berlin, Germany Springer 802 811 Lecture Notes in Computer Science
14. Sung T. Y., Shieh Y. S., Hsin H. C., High-efficiency and low-power architectures for 2-D DCT and IDCT based on CORDIC rotation Proceedings of the 7th International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT '06) December 2006 191 196
15. Hu Y. H., Wu Z., An efficient CORDIC array structure for the implementation of discrete cosine transform IEEE Transactions on Signal Processing 1995 43 1 331 336
16. Jeong H., Kim J., Cho W.-K., Low-power multiplierless DCT architecture using image data correlation IEEE Transactions on Consumer Electronics 2004 50 1 262 267
17. Gong D., He Y., Gao Z., New cost-effective VLSI implementation of a 2-discrete cosine transform and its inverse IEEE Transactions on Circuits and Systems for Video Technology 2004 14 4 405 415
18. Dimitrov V., Wahid K., Jullien G., Multiplication-free 88 2D DCT architecture using algebraic integer encoding Electronics Letters 2004 40 20 1310 1311
19. Alam M., Badawy W., Jullien G., A new time distributed DCT architecture for MPEG-4 hardware reference model IEEE Transactions on Circuits and Systems for Video Technology 2005 15 5 726 730
20. Lee Y. P., Chen T. H., Chen L. G., Ku C. W., A cost-effective architecture for 88 two-dimensional DCT/IDCT using direct method IEEE Transactions on Circuits and Systems for Video Technology 1997 7 1 459 467
21. Chang Y.-T., Wang C.-L., New systolic array implementation of the 2-D discrete cosine transform and its inverse IEEE Transactions on Circuits and Systems for Video Technology 1995 5 2 150 157
22. Hsiao S.-F., Shiue W.-R., A new hardware-efficient algorithm and architecture for computation of 2-D DCTs on a linear array IEEE Transactions on Circuits and Systems for Video Technology 2001 11 11 1149 1159
23. Hsiao S.-F., Tseng J.-M., New matrix formulation for two-dimensional DCT/IDCT computation and its distributed-memory VLSI implementation IEE Proceedings. Vision, Image and Signal Processing 2002 149 2 97 107
24. Hou H. S., A fast recursive algorithm for computing the discrete cosine transform IEEE Transactions on Acoustics, Speech, and Signal Processing 1987 10 35 1455 1461
25. Hsiao S.-F., Shiue W.-R., Tseng J.-M., Design and implementation of a novel linear-array DCT/IDCT processor with complexity of order Iog 2 N IEE Proceedings. Vision, Image and Signal Processing 2000 147 5 400 408
26. Cvetkovic Z., Popovic M. V., New fast recursive algorithms for the computation of discrete cosine and sine transforms IEEE Transactions on Signal Processing 1992 40 8 2083 2086
27. Feig E., Winograd S., Fast algorithms for the discrete cosine transform IEEE Transactions on Signal Processing 1992 40 9 2174 2193
28. Cho N. I., Lee S. U., Fast algorithm and implementation of 2-D discrete cosine transform IEEE transactions on circuits and systems 1991 38 3 297 305
29. Koren I., Computer Arithmetic Algorithm 2005 2nd chapter 5 Natick, Mass, USA A. K. Peters
30. Sung T.-Y., Hsin H.-C., Design and simulation of reusable IP CORDIC core for special-purpose processors IET Computers and Digital Techniques 2007 1 5 581 589
31. Golub G. H., Van Loan C. F., Matrix Computations 1996 3rd chapter 6 Baltimore, Md, USA Johns Hopkins University Press xxx+698 Johns Hopkins Studies in the Mathematical Sciences
32. Xilinx FPGA products, http://www.xilinx.com/products/
33. TSMC 0.18 CMOS Design Libraries and Technical Data, v.5.1. Taiwan Semiconductor Manufacturing Company (TSMC), Hsinchu, Taiwan, and National Chip Implementation Center (CIC), National Science Council, Hsinchu, Taiwan, 2009
34. Cadence design systems, http://www.cadence.com/products/pages/default. aspx