A new time distributed DCT architecture for MPEG-4 hardware reference model

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 15, Issue 5, 2005, Pages 726-730

  Alam, Mehboob ^a   Badawy, Wael ^a   Jullien, Graham ^a  

^a UNIVERSITY OF CALGARY   (Canada)

Author keywords

Discrete cosine transform(DCT); Distributed arithmetic; MPEG 4; Multimedia; Time distributed architecture

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COSINE TRANSFORMS; MATHEMATICAL MODELS; MATRIX ALGEBRA; MULTIMEDIA SYSTEMS; ROM; VLSI CIRCUITS;

DISCRETE COSINE TRANSFORM (DCT); MPEG-4 HARDWARE REFERENCE MODEL; TIME DISTRIBUTED ARCHITECTURE; TIME DISTRIBUTED ARITHMETIC (TDA);

DIGITAL SIGNAL PROCESSING;

EID: 18844412777     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2005.846429     Document Type: Article

References (21)

1. CS 6310 High Performance DCT Core Data Sheet [Online]. Available: http://www.amphion.com
2. OL_DCT Core Data Sheet [Online]. Available: http//www.oceanlogic.com
3. Hardware Reference Code for DCT&Its Specifications for MPEG-4 Decoder, ISO/IEC JTC1/SC29/WG11, MPEG2002/M8565.
4. N. Ahmed, T. Nataranjan, and K. R. Rao, "Discrete cosine transform," IEEE Trans. Comput., vol. C-23, no. 1, pp. 90-93, Jan. 1974.
5. R. J. Clark, "Relation between the Karhunen-Loeve and cosine transform," Proc. Inst. Elect. Eng., vol. 128, pp. 359-360, Nov. 1981.
6. Y.-T. Chang and C.-L. Wang, "A new fast DCT algorithm and its systolic VLSI implementation," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 11, pp. 959-962, Nov. 1997.
7. T.-S. Chang, C.-S. Kung, and C.-W. Jen, "A simple processor core design for DCT/IDCT," IEEE Trans. Circuits Syst. Video Technol., vol. 10, no. 4, pp. 439-447, Apr. 2000.
8. A. Shams, W. Pan, A. Chidanandan, and M. A. Bayoumi, "A low power high performance distributed DCT architecture," in Proc. IEEE Computer Society Annu. Symp. VLSI (ISVLSI'02), 2002, pp. 21-27.
9. S. Yu and E. E. Swartzlander Jr., "DCT implementation with distributed arithmetic," IEEE Trans. Comput., vol. 50, no. 9, pp. 985-991, Sep. 2001.
10. S. Uramoto, "A 100 MHz 2-D discrete cosine transform core processor," IEEE J. Solid-State Circuits, vol. 27, no. 4, pp. 492-498, Apr. 1992.
11. S. Yu and E. E. Swartzlander Jr., "A scaled DCT architecture with the CORDIC algorithm," IEEE Trans. Signal Process., vol. 50, no. 1, pp. 160-167, Jan. 2002.
12. J. H. Hsiao, L. G. Chen, T. D. Chiueh, and C. T. Chen, "High throughput CORDIC-based systolic array design for the discrete cosine transform," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 6, pp. 218-225, Jun. 1995.
13. W. Ma, "2-D DCT systolic array implementation," Electron. Lett., vol. 27, pp. 201-202, Jan. 1991.
14. P. A. Ruetz, P. Tong, D. Bailey, D. A. Luthi, and P. H. Ang, "A high performance full-motion video compression chip set," IEEE Trans. Circuits Syst. Video Technol., vol. 6, no. 6, pp. 111-121, Jun. 1992.
15. U. Totzek and D. Matthiesen, "Two-dimensional discrete cosine transform with linear arrays," in Proc. Int. Conf. Systolic Arrays (Systolic Array Processors), J. McCanny, J. Mcwwhirter, and E. Swartzlander Jr., Eds., 1989, pp. 388-397.
16. Y.-T. Chang and C.-L. Wang, "New systolic array implementation of the 2-D discrete cosine transform and its inverse," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 4, pp. 150-157, Apr. 1995.
17. Y.-H. Chan and W.-C. Sin, "On the realization of discrete cosine transform the distributed arithmetic," IEEE Trans. Circuits Syst., no. 9, pp. 705-711, Sep. 1992.
18. W. H. C. Karthanasis, "A low ROM based distributed arithmetic implementation of the forward/inverse DCT/DST using rotations," IEEE Trans. Consumer Electron., vol. 41, no. 2, pp. 263-272, May 1995.
19. A. Madisetti and A. N. Willson, "A 100 MHz 2-D 8 × 8 DCT/IDCT processor for HDTV application," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 4, pp. 158-164, Apr. 1995.
20. M. T. Sun, T. C. Chen, and A. M. Gottlieb, "VLSI implementation of a 16 × 16 discrete cosine tranform" IEEE Trans. Circuits Syst., vol. CAS-36, no. 4, pp. 610-614, Apr. 1989.
21. D. Slaweeki and W. Li, "DCT/IDCT processor design for high rate image code," IEEE Trans. Circuits Syst. Video Technol., vol. 2, no. 6, pp. 135-144, Jun. 1992.