Design and implementation of a novel linear-array DCT/IDCT processor with complexity of order Iog2 N

IEE Proceedings: Vision, Image and Signal Processing

Volumn 147, Issue 5, 2000, Pages 400-408

  Hsiao, S F ^a   Shiue, W R ^a   Tseng, J M ^a  

^a NATIONAL SUN YAT SEN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SOFTWARE; COSINE TRANSFORMS; DIGITAL ARITHMETIC; ENERGY UTILIZATION; INVERSE PROBLEMS; MATRIX ALGEBRA;

DISCRETE COSINE TRANSFORMS (DIS); INVERSE DISCRETE COSINE TRANSFORMS (IDIS); LINEAR-ARRAYED PROCESSORS;

IMAGE COMPRESSION;

EID: 0034292508     PISSN: 1350245X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1049/ip-vis:20000471     Document Type: Article

References (12)

1. CHO, N.I., and LEE, S.U.: 'Fast algorithm and implementation of 2-D discrete cosine transform", IEEE Trans. Circuits Syst., 1991,38, (3), pp. 297-305
2. CHO, N.I., and LEE, S.U.: 'Fast algorithm and implementation of 2-D discrete cosine transform', IEEE Trans. Circuits Syst., 1991,38, (3), pp. 297-305
3. CHO, N.I., YUN, I.D., and LEE, S.U.: 'On regular structure for the fast 2-D DCTalgorithm', IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., 1993, 40, (4), pp. 259-266
4. CVETKOVIC, Z., and POPOVIC, M.V: 'New fast recursive algorithms for the computation of discrete cosine and sine transforms', IEEE Trans. Signal Process., 1992, 40, (8), pp. 2083-2086
5. HOU, U.S.: 'A fast recursive algorithm for computing the discrete cosine transform', IEEE Trans. Acoust. Speech Signal Process., 1987, ASSP-35, (10), pp. 1455-1461
6. LEE, B.G.: 'A new algorithm to compute the discrete cosine transform', IEEE Trans. Acoust. Speech Signal Process., 1984, ASSP-32, (6), pp. 1243-1245
7. SUN, M.T., CHEN, T.C., and GOTTLIEB, A.M.: 'VLSI implementation of a 16 x 16 discrete cosine transform', IEEE Trans. Circuits Syst., 1989, 36, (4), pp. 610-617
8. URAMOTO, S., INOUE, Y., TAKABATAKE, A., TAKEDA, J., YAMASHITA, Y, TERANE, H., and YOSHIMOTO, M.: 'A 100MHz 2-D discrete cosine transform core processor', IEEEJ. Solid-State Circuits, 1992, 27, (4), pp. 492-498
9. MADISETTI, A., and WILLSON, A.N.: 'A 100 MHz 2-D 8x8 DCT/ IDCT processor for HDTV applications', IEEE Trans. Circuits Syst. Video Technol., 1995, 5, (4), pp. 158-165
10. STAWECKI, D., and LI, W.: 'DCT/IDCT processor design for high data rate image coding', IEEE Trans. Circuits Syst. Video Technol., 1992,2, (6), pp. 135-146
11. PAN, S.B., and PARK, R.-H.: 'Unified systolic arrays for computation of the DCT/DST/DHT', IEEE Trans. Circuits Syst. Video Technol, 1997, 7, (2), pp. 413-419
12. NARASHIMHA, M.J., and PETERSON, A.M.: 'On the computation of the discrete cosine transform', IEEE Trans. Commun., 1978, COM26, (6), pp. 934-936