Coordinated resource optimization in behavioral synthesis

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2010, Pages 1267-1272

  Cong, Jason ^a   Liu, Bin ^a   Xu, Junjuan ^a  

^a Engineering IV   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

GLOBAL OPTIMIZATION; HIGH LEVEL SYNTHESIS; SCHEDULING;

BEHAVIORAL SYNTHESIS; DIRECT IMPACT; FUNCTIONAL UNITS; ON-LINE TOOLS; RESOURCE OPTIMIZATION; RESOURCE USAGE; SYNTHESIS PROCESS; TYPICAL DESIGN;

COORDINATION REACTIONS;

EID: 77953117041     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2010.5457001     Document Type: Conference Paper

References (26)

1. A. Agarwal, "Comparison of high level design methodologies for algorithmic IPs: Bluespec and C-based synthesis;" Master's thesis, Massachusetts Institute of Technology, February 2009.
2. D. D. Gajski , N. D. Dutr, A. C.-H. Wu, and S. Y.-L. Lin, High-level synthesis: introduction to chip and system design . Kluwer Academic Publishers, 1992.
3. G. D. Micheli, Synthesis and Optimization ofDigital Circuits. McGraw-Hill Higher Education, 1994.
4. P. G. Paulin and J. P. Knight, "Force-directed scheduling for the behavioral synthesis of ASICs;" IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 8, no. 6, pp. 661-679, 1989.
5. K. Kuchcinski, "Constraints-driven scheduling and resource assignment," ACM Trans. on Design Automation ofElectronics Systems , vol. 8, no. 3, pp. 355-383, 2003.
6. J. Cong and Z. Zhang, "An efficient and versatile scheduling algorithm based on SDC formulation," in Proc. Design Automation Conf., 2006, pp. 433-438.
7. S. Haynal and F. Brewer, "Automata-based symbolic scheduling for looping dfgs ," IEEE Trans. on Computers, vol. 50, no. 3, pp. 250-267, 2001.
8. P. G. Paulin, J. P. Knight, and E. F. Girczyc, "HAL: a multi-paradigm approach to automatic data path synthesis," in Proc. Design Automation Conf., 1986, pp. 263-270.
9. D. Springer and D. E. Thomas, "New methods for coloring and clique partitioning in data path allocation," Integr. VLSI J., vol. 12, no. 3, pp. 267-292, 1991.
10. P. Brisk, F. Dabiri, R. Jafari, and M. Sarrafzadeh, "Optimal register sharing for high-level synthesis of SSA form programs," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 25, no. 5, pp. 772-779, May 2006.
11. B. M. Pangre, "Splicer: a heuristic approach to connectivity binding;" in Proc. Design Automation Conf., 1988, pp. 536-541.
12. C.-Y. Huang, Y.-S. Chen, Y.-L. Lin, and Y.-C. Hsu, "Data path allocation based on bipartite weighted matching," in Proc. Design Automation Conf., 1990, pp. 499-504.
13. D. Chen and J. Cong, "Register binding and port assignment for multiplexer optimization," in Proc. Asia and South Pacific Design Automation Conf., 2004, pp. 68-73.
14. J. Cong and J. Xu, "Simultaneous FU and register binding based on network flow method," in Proc. Design, Automation and Test in Europe, 2008, pp. 1057-1062.
15. H. W. Zhu and C. C. Jong, "Interconnection optimization in data path allocation using minimal cost maximal flow algorithm," Microelectronics Journal, vol. 33, no. 9, pp. 749-759, 2002.
16. J. Cong, Y. Fan, and W. Jiang, "Platform-based resource binding using a distributed register-file microarchitecture," in Proc. Int. Conf. on Computer Aided Design, 2006, pp. 709-715.
17. C. H. Gebotys and M. Elmasry, "Global optimization approach for architectural synthesis," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 9, pp. 1266-1278, Sep. 1993.
18. S. Chaudhuri, S. Blthye, and R. Walker, "A solution methodology for exact design space exploration in a three-dimensional design space ," IEEE Trans. on Very Large Scale Integration Systems, vol. 5, no. 1, pp. 69-81, Mar. 1997.
19. M. Balakrishnan and P. Marwedel, " Integrated scheduling and binding: A synthesis approach for design space exploration;" in Proc. Design Automation Conf., Jun. 1989, pp. 68-74.
20. J. Cong, Y. Fan, G. Han, X. Yang, and Z. Zhang, "Architecture and synthesis for on-chip multicycle communication," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, vol. 23, no. 4, pp. 550-564, April 2004.
21. M. Nourani and C. Papachristou, "Move frame scheduling and mixed scheduling-allocation for the automated synthesis of digital systems," in Proc. Design Automation Conf., 1992, pp. 99-105.
22. J. Cong, B. Liu, and Z. Zhang , "Scheduling with soft constraints," in Proc. Int. Conf. on Computer Aided Design, 2009, pp. 47-54.
23. W. Jiang, Z. Zhang, M. Potkonjak, and J. Cong, "Scheduling with integer delay budgeting for low-power optimization," in Proc. Asia and South Pacific Design Automation Conf., Jan. 2008, pp. 22-27.
24. S. Hack and G. Goos, "Optimal register allocation for ssa-form programs in polynomial time," Information Processing Letters , vol. 98, no. 4, pp. 150-155, May 2006.
25. J. Cong, Y. Fan, G. Han, W. Jiang, and Z. Zhang, "Platform-based behavior-level and system-level synthesis," in Proc. IEEE Int. SOC Conf., Sep. 2006, pp. 199-202.
26. http://www.c-to-verilog.com.